

1/09/18

# Digital Logic and Design:

- (i) Number system and signed data representation (VIMP)
- (ii) Boolean algebra and logic gates
- (iii) K-maps
- (iv) Combinational circuits
- (v) Sequential circuits  
(VVIMP)

Y.Y.R  
8099041357

Modern  
Digital  
Electronics  
R.P. Jain

## 1. Boolean Algebra:

→ It is operated with binary variables.

→ Let  $x, y$ , and  $z$  are different binary variables, different theorems and postulates are:

$$\begin{aligned} * & \bar{x} + 0 = x \\ * & x + 1 = 1 \\ * & x \cdot 1 = x \\ * & x \cdot 0 = 0 \\ * & x + x = x(1+1) = x \end{aligned}$$

distributive law  
 $x + yz = (x+y)(x+z)$

$$\begin{aligned} * & \bar{x} + \bar{x} = 1 \\ * & x \cdot \bar{x} = 0 \\ * & x + xy = x(1+y) = x \\ * & (x+y) \cdot (x+z) = x + xz + xy + yz \end{aligned}$$

$$\begin{aligned} &= (x \cdot 1 + xz + yz) + yz \\ &= x + yz \quad (\text{distributive law}) \end{aligned}$$

$$* x + \bar{x}y = (x + \bar{x})(\bar{x} + y) = \cancel{x} + xy$$

$$* \bar{x} + xy = (\bar{x} + x)(\bar{x} + y) = \bar{x} + y$$

$$* \bar{x} + \bar{x}y = \bar{x}(1+y) = \bar{x}$$

## DeMorgan's laws:

$$(i) \overline{A+B} = \bar{A} \cdot \bar{B}$$

$$\overline{A+B+C} = \bar{A} \cdot \bar{B} \cdot \bar{C}$$

$$(ii) \overline{A \cdot B} = \bar{A} + \bar{B}$$

$$\overline{A \cdot B \cdot C} = \bar{A} + \bar{B} + \bar{C}$$

## Logic Gates:

→ It is an electronic circuit, delivers only one output by permitting one or more inputs.

→ Except NOT gates all gates are designed with minimum two inputs.


\* → AND gate, OR gate, NAND gate, NOR gates can have two or more inputs and these gates are known as single input signal controlled gates. Hence they are not suitable for staircase operation.

\* → Generally x-OR gate and x-NOR gates design is available with only two inputs because multiple input x-OR gate / x-NOR gates design cost is too expensive and these gates are perfectly suitable for staircase operation.

Q: A lamp (L.E.D) is operated with 2 switches. First switch is located at first floor and 2nd switch at second floor. Any one of these two switches can be used to control lamp irrespective of other switch position. This logic implies

- a) AND      b) OR      c) NAND      d) EXOR


## Logic gates



## Universal gates:


The gate from which any expression circuit can be achieved.

### NOT gate (Inverter)



i)  $t_{pd}$  (Propagation delay). Time taken by a gate to produce O/P from I/P.


Q: In the below logic diagram,  $t_{pd}$  of NOT gate is 1 ns. what is the signal frequency out Y?



a) 1 GHz

b) 2 GHz

c) 0.5 GHz      d) None



$$\Rightarrow f = 0.5 \text{ GHz}$$

### AND gate:

$$A \rightarrow B \rightarrow Y = A \cdot B = A \wedge B$$

### NAND gate:

$$A \rightarrow B \rightarrow Y = \overline{A \cdot B}$$

### OR gate:

$$A \rightarrow B \rightarrow Y = A + B = A \vee B$$


### NOR gate

$$A \rightarrow B \rightarrow Y = \overline{A + B}$$

By De morgan's 1st law

$$\overline{A+B} = \bar{A} \cdot \bar{B}$$

\* NOR gate = bubbled AND gate.



By De morgan's 2nd law


$$\overline{A \cdot B} = \bar{A} + \bar{B}$$

\* NAND gate = bubbled OR gate




Similarly

\* Bubbled NAND gate  $\sim$  to OR gate



\* Bubble NOR gate  $\sim$  to AND gate



\* Any of AND, OR, NAND, NOR gates, o/p can be controlled sometimes

decided with single input after. Hence they are known as

single input signal controlled gates which makes unusefull

for staircase operation

\* Staircase operation: It is process of controlling a device either of by two switches irrespective of position (state) of other switch.

ExOR gate: o/p is high when its input is having odd no of 1's.

EX-NOR: o/p is high when its i/p is having even no of 1's.

E-XOR (Non-coincidence gate)

$$\begin{array}{c} A \\ B \end{array} \Rightarrow \text{Do} \quad Y = A \oplus B = \underline{\bar{A}B + A\bar{B}}$$

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

$$\bar{A} + \bar{B} = \bar{A} \bar{B}$$

Ex-NOR (Coincidence gate)

$$\begin{array}{c} A \\ B \end{array} \Rightarrow \text{Do} \quad Y = \overline{A \oplus B} = \overline{(\bar{A}B + A\bar{B})} = (\bar{A} \cdot \bar{B}) \cdot (\bar{A} \cdot \bar{B}) = (\bar{A} + \bar{B})(\bar{A} + \bar{B}) = \underline{\bar{A}\bar{B} + A\bar{B}}$$

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

\* Single bubbled ExOR ~ to Ex-NOR

$$\cancel{\text{Do}} \quad \begin{array}{c} A \\ B \end{array} \Rightarrow \text{Do} \quad \sim \quad \begin{array}{c} A \\ B \end{array} \Rightarrow \text{Do}$$

\* Single bubbled Ex-NOR ~ to Ex-OR


$$\begin{array}{c} A \\ B \end{array} \Rightarrow \text{Do} - Y \sim \begin{array}{c} A \\ B \end{array} \Rightarrow \text{Do} - Y$$

\* Bubble ExOR is ExOR itself (So is EX-NOR)

$$\cancel{\text{Do}} \sim \text{Do}$$

$$\begin{array}{ll}
 \rightarrow x \oplus x = 0 & x \oplus \bar{x} = 1 \\
 \rightarrow x \odot x = 1 & x \odot \bar{x} = 0 \\
 \rightarrow x \oplus 0 = x & x \oplus 1 = \bar{x} \\
 \rightarrow x \odot 0 = \bar{x} & x \odot 1 = x
 \end{array}$$


$\Rightarrow$  In the below diagram, what is the o/p at 20th gate?



- a)  $x$    b)  $\bar{x}$    c)  $!$    d) 0

$\Rightarrow$  In the below diagram, there is no tpd for XOR gates and all gates initial i/p & o/p are 0. First buffer non-inverting buffer takes 2ns and second buffer takes 4ns.

$\downarrow$   
o/p is same as i/p  
except it provides some delay.





The above is applied at 'A'. The no of transitions (changes) occurred at B from 8 to 10 ns time is \_\_\_\_\_

- a) 1   b) 2   c) 3   d) 4

Sol:

Method 1:




$\Rightarrow 4$


Method 2:

time	A	P	Q	R	B	
0-1	0	0	0	0	0	①
1-2	1	0	1	0	1	②
2-3	1	0	1	0	1	③
3-4	1	1	0	0	0	④
4-5	1	1	0	0	0	⑤
5-6	1	1	0	1	1	
6-7	1	1	0	1	1	⑥
7-8	1	1	0	0	0	⑦
8-9	1	1	0	0	0	
9-10	1	1	0	0	0	


### 3-input Ex-OR




(or)



### 3-input Ex-NOR



(or)



## Exclusive gates special properties:

Let  $A \oplus B = Y$  (for AND gate)

$\Rightarrow A \oplus B = 0 \oplus Y$  (for OR gate)

$\Rightarrow A \oplus B \oplus Y = 0$  (for NOT gate)

$\Rightarrow A = B \oplus Y$

$B = A \oplus Y$

Let  $A \oplus B \oplus C = Y$

$A \oplus B = Y \oplus C$

$A \oplus B \oplus C \oplus Y = 0$

$\bar{A} \oplus \bar{B} = Y \oplus C$

$A \oplus B = \bar{Y} \oplus \bar{C}$

$\bar{A} \oplus B = \bar{Y} \oplus C$

$\bar{A} \oplus \bar{B} = Y \oplus \bar{C}$

(A variable can be shifted from L.H.S to R.H.S (or) R.H.S to L.H.S along with operator. This is a special property of exclusive gates.)

## Problems

5) A)  $\bar{A} + \bar{B} = \underline{\bar{A} \cdot \bar{B}}$

B)  $\overline{A + B} = \underline{\bar{A} \cdot \bar{B}}$

C)  $\overline{\bar{A} + \bar{B}} = A \cdot B$

D)  $\overline{\bar{A} \cdot \bar{B}} = A + B$

6)  $A \oplus B = 0 \Leftrightarrow A \neq B \quad A = B$

$\overline{A + B} = 0 \Leftrightarrow A = 0 \text{ (or)} B = 0$  (for OR gate)

$\bar{A} \cdot \bar{B} = 0 \Leftrightarrow A = 1 \text{ (or)} B = 1$


$A \oplus B = 1 \Leftrightarrow A \neq B$

## Venn diagrams for logic gates:


→ Venn diagram is collection of circles.

→ One circle is required for one input.


→ In Venn diagram shaded area represents "High output".





## Venn diagram for AND gate:



Ex-OR



NOR



$ABC + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C$

## Different methods used to obtain expression from given truth-table:

(i) Apply S.O.P (minterm)

(ii) Apply P.O.S (maxterm)

(iii) Apply k-map

(iv) Apply tabulation method

Note:  
Result is same from  
any method

→ K-map technique is used, when given function is having don't care ( $x$ ).

→ K-map range is 2 to 5 variables

→ when the given function is having more than 5 variables, apply tabulation technique.

→

	A	B	$\Sigma$
0	00	0	minterm
1	01	0	maxterm
2	10	1	minterm
3	11	1	maxterm

for above Table

(i) SOP: (minterm)

$$= m_2 + m_3 = A(\bar{B} + \bar{A}) = AB + A\bar{B}$$

$$= A(B + \bar{B}) = A(1) = A$$

(ii) POS (maxterm)

$$M_0, M_1$$

$$= (A+B)(A+\bar{B})$$

$$= A + A\bar{B} + AB + A\bar{B}$$

$$= A(1 + B + \bar{B})$$

$$= A(1)$$

$$\geq A$$

I/P	Term Designation			
	$\Sigma$	S.O.P 'Y'	T.T	P.D.S '0'
x y				
0 0	$\bar{x}\bar{y}$	$m_0$	$x+y$	$M_0$
0 1	$\bar{x}y$	$m_1$	$x+\bar{y}$	$M_1$
1 0	$x\bar{y}$	$m_2$	$\bar{x}+y$	$M_2$
1 1	$xy$	$m_3$	$\bar{x}+\bar{y}$	$M_3$

→ Sum of all minterms is high (1)

$$M_0 + M_1 + M_2 + M_3$$

$$= \bar{x}\bar{y} + \bar{x}y + x\bar{y} + xy$$

$$= \bar{x}(y+\bar{y}) + x(y+\bar{y})$$

$$= x + \bar{x}$$

$$= 1$$

→ Product of all maxterms is low (0)

$$M_0 \cdot M_1 \cdot M_2 \cdot M_3$$

$$\frac{(x+y)(x+\bar{y})(\bar{x}+y)(\bar{x}+\bar{y})}{(x+y\bar{y})(\bar{x}+y\bar{y})}$$

$$(x+0)(\bar{x}+0)$$

$$(x\bar{x}) \perp 0$$

Canonical form :

→ It is also known as standard form

→ An SOP/POS expression is said to be in canonical form, when given terms are represented as functional variables only.

→ Canonical form is used to prepare the truth table for the given minimized expression

Eg:

Prepare truth-table for

$$f(ABC) = A\bar{B} + B\bar{C}$$

$$f(ABC) = A\bar{B} + B\bar{C}$$

$$A\bar{B}(C+\bar{C}) + (\bar{A}+A)B\bar{C}$$

$$A\bar{B}C + A\bar{B}\bar{C} + AB\bar{C} + \bar{A}B\bar{C}$$

$$101 \quad 100 \quad 110 \quad 010$$

$$m_3 + m_4 + m_6 + m_2$$

$$\Sigma_m(2, 4, 5, 6) = \Pi_M(0, 1, 3, 7)$$

$ABC \ Y$

000 0

001 0

010 1

011 0

100 1

101 1

110 1

111 0

Shortcut :

ABC	
$\bar{AB}$	10X
$\bar{A}\bar{B}$	100 (4)
$\bar{A}B$	101 (5)
$B\bar{C}$	
$A\bar{B}C$	X10
$A\bar{B}\bar{C}$	110 (6)
$AB\bar{C}$	010 (2)

$$\Rightarrow \Sigma_m(2, 4, 5, 6)$$

$$Ex: 2 \quad f(ABC) = A + \bar{B}C$$

ABC	
$A$	1xx : (4, 5, 6, 7)
$\bar{B}C$	x01 : (5, 1)

$$\Rightarrow \Sigma_m(1, 4, 5, 6, 7)$$

## Redundant term:

- It is a repeated term.
- Its removal from expression does not disturb its original form

Eg: 3

Find redundant term in

$$f(ABC) = \cancel{A\bar{B}} + A\bar{B} + \bar{A}C + \bar{B}C$$

- a)  $A\bar{B}$    b)  $\bar{A}C$    c)  $\bar{B}C$    d) None

	ABC
$A\bar{B}$	10x : (4,5)
$\bar{A}C$	0x1 : (1,3)
$\bar{B}C$	x01 : (1,5)

$$\sum_m (1,3,4,5)$$

If we remove  $\bar{B}C$ , still  $m_1$  &  $m_5$  exists. So  $\bar{B}C$  is the redundant terms

## Problems

(2)


	VWXYZ
X	001
Y	110 to 31

	VWXYZ
X	xx1xx → 16
YZ	xxx01 → 8

} common:  $xx101 \Rightarrow 4$   
 ↓  
 redundant terms

$$\therefore 16 + 8 - 4 = 20 \text{ (minterms)}$$

$$\text{No of maxterms} = 32 - 20 = 12$$



Q4: Max no of distinct boolean functions that can be implemented with 'n' binary variables: (is it without limit)

- a)  $2^n$  ✓ b)  $2^{2^n}$  c)  $2^{\frac{n-1}{2}}$  d) None if odd n

Consider the case of 2 binary variables, we get  $2^2$  combinations

	xy	F0	F1	F2	...	Fn
0	00	0	0	0	...	0
1	01	0	0	0	...	0
2	10	0	0	1	...	0
3	11	0	1	0	...	0

with 2 variables, we can generate  $2^2$  Combinations



with  $2^n$  Combinations, max no of distinct functions =  $2^{2^n}$  =  $2^{16}$

with n variables, we can generate  $2^n$  Combinations

with  $2^n$  Combinations, max no of distinct functions =  $2^{2^n}$



→ Two level SOP expression can be implemented with 2 level NAND-NAND gates

$$AB+CD$$



→ Two level POS <sup>expression</sup> can be implemented with 2 level NOR-NOR gates.

$$(A+B)(C+D)$$



### Dual function ( $F^D$ ):

In the given function if '+' is replaced by '.' and '.' is replaced by '+' one new function will be generated.

→ This new function is dual function for the given input fn.

→ If all minterms/Maxterms produced by the input fn and its dual function are same then input function is known as self dual function (SDF)

→ Maximum no of self dual functions that can be implemented with  $n$  binary variables =  $2^{n-1}$

### Note:

→ To become SDF, in the given function the no of minterms must be equal to no of maxterms (It doesn't mean that a function is SDF if no of minterms & no of maxterms are equal. Its just a pre-requisite)

$$f(ABCD) = AB + CD \quad (\text{S.O.P})$$

$$F^D(ABCD) = (A+B) \cdot (C+D) \quad (\text{P.O.S})$$

Eg1: Check if  $F(ABC) = AB + \cancel{BC} + AC$  is SDF

$$F(ABC) = AB + \cancel{BC} + AC$$

	ABC
AB	11X (6,7)
BC	X11 (3,7)
AC	1X1 (5,7)

$$\Sigma_m (3,5,6,7) = \Pi_M (0,1,2,4)$$

no of minterms = no of maxterms

$$F^D(ABC) = (A+B)(B+C)(A+C)$$

	ABC
A+B	00X (M <sub>0</sub> , M <sub>1</sub> )
B+C	X00 (M <sub>0</sub> , M <sub>4</sub> )
A+C	0X0 (M <sub>0</sub> , M <sub>2</sub> )

equal

$$\Pi_M (0,1,2,4) = \Sigma_m (3,5,6,7)$$

∴ SDF

Eg2:  $F(ABC) = \bar{A}B + BC + AC$  is SDF or not?

	ABC
AB	01X (2,3)
BC	X11 (3,7)
AC	1X1 (5,7)

no of minterms = no of maxterms

$$F^D(ABC) = (\bar{A}+B)(B+C)(A+C)$$

	ABC
\bar{A}+B	10X (4,5)
B+C	X00 (6,7)
A+C	0X0 (5,6)

not equal

$$\Pi_M (0,4,5,7)$$

$$\Pi_M (0,4,5,2) = \Sigma_m (1,3,6,7)$$

∴ Not SDF

Eq 3:  $F(ABC) = A + \overline{B}C$  is SDF or not

	A	B	C
A	1	*	(4,5,6,7)
$\overline{BC}$	X	0	1

$$\Rightarrow \Sigma_m(1,4,5,6,7) = \Pi_M(0,2,3)$$

no of minterms  $\neq$  no of maxterms

$\therefore$  not SDF

Consider

x y	ExOR							Ex-NOR								
	F <sub>0</sub>	F <sub>1</sub>	F <sub>2</sub>	F <sub>3</sub>	F <sub>4</sub>	F <sub>5</sub>	F <sub>6</sub>	F <sub>7</sub>	F <sub>8</sub>	F <sub>9</sub>	F <sub>10</sub>	F <sub>11</sub>	F <sub>12</sub>	F <sub>13</sub>	F <sub>14</sub>	F <sub>15</sub>
0 0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1
0 1	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
1 0	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
1 1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1

X X X  $\checkmark$  X  $\checkmark$   $\times$  X X  $\times$   $\times$   $\times$   $\times$   $\times$   $\times$   $\times$   $\times$   $\times$   $\times$

$\rightarrow$  The rounded ones contain equal no of minterms & maxterms.

$\rightarrow$  Here no of variables  $n = 2$ .

$$\rightarrow \therefore \text{no of SDFs possible} = 2^{2^{n-1}} = 2^2 = 4$$

$\rightarrow$  Of above 6 rounded ones 4 are SDF. The ExOR & Ex-NOR are not SDF. Rest are SDF.

Note:

In 3 variable, it is not necessary that ExOR & Ex-NOR functions are not SDF.

$\rightarrow$  The Rounded & ticked ( $\checkmark$ ) ones are SDFs.


## Universal gate applications: Any target

- Any expression can be implemented by universal gates.
- While implementing expression with NAND gates, first bring entire expression in SOP form then apply Demorgan's law.
- While implementing expression with NOR gates, first bring entire expression in POS form then apply demorgan's law.

Consider

$$f(A,B,C,D) = AB + CD \quad (\text{SOP form})$$

$$AB + CD = (\overline{AB} + \overline{CD}) = \overline{AB} \cdot \overline{CD}$$



## NOT gate with universal gates:

I/P: A      target:  $\overline{A}$

with NAND




with NOR



## AND gate with universal gates:

I/P: A, B      target:  $AB$       available:  $\overline{A} \cdot B$


with NAND  $(\overline{A} \cdot B) = AB$



with NOR

available:  $A + B$



$\bar{A}$




OR gate with Universal gates

NOR  
with NAND gate


NAND  
with NOR gate



NAND gate with NOR gate:



NOR gate with NAND gate



Previous EC

Q: Universal gate is used to implement any target expression and we are permitted to use the required no of gates given below gate




which one of the above is universal

- a) i b) ii c) iii d) None of the above

+ It is clear that AND & OR can't be used


Consider v



$A \rightarrow \text{Do} \quad B \rightarrow \text{Do}$  }  $\bar{A} + \bar{B} = \overline{AB} = \text{NAND}$

$A \rightarrow \text{Do} \quad B \rightarrow \text{Do}$  }  $\bar{A} \cdot \bar{B} = \overline{AB} = \text{NOR}$  } This is just shown for example to show that this is also possible.

Q: what is expression at Y



Q: Min<sup>n</sup> no of 2 i/p NAND gates to implement

$$A + A\bar{B} + \bar{A}\bar{B}C + A\bar{B}C\bar{D} \text{ is } \underline{\hspace{2cm}}$$

$$\Rightarrow A(1 + \bar{B} + \bar{B}C + BC\bar{D}) = A(1) = A$$

$\therefore$  no gates are required

Hns: 0

Q: Min no of 2 i/p NOR gates required to implement  $(A+BC)$


Ans

$A+BC \downarrow$  Convert into POS

$$= \overline{(A+B)} \cdot \overline{(A+C)}$$


$$= \overline{(A+B)} \cdot \overline{(A+C)}$$

$$= \overline{(A+B)} + \overline{(A+C)}$$



∴ Ans : 3

Q: Min no of 2 i/p NAND gates req to implement 4 i/p NAND gate is



Target :  $\overline{ABCD}$


Method:

1<sup>st</sup>:  $\overline{AB}$       2<sup>nd</sup>:  $\overline{AB} \rightarrow AB$

3<sup>rd</sup>:  $\overline{CD}$

4<sup>th</sup>:  $\overline{CD} \rightarrow CD$

5<sup>th</sup>:  $AB \& CD \rightarrow \overline{ABCD}$



Method 2 :

Target :




$\text{NAND}_2$




$\Rightarrow \text{NAND}_2$  with 2 inputs



$\Rightarrow \text{NOT}_1$  with 1 input




Exclusive gates with NAND/NOR gates:



NAND gates for EXOR: 4

NAND gates for EX-NOR: 5

with NOR



Norf NOR gates for Ex-OR : 5

NOR gates for Ex-NOR : 4

## 2. K-Maps :

It is a systematic method used to get the minimized expression directly (in most cases). Generally one  $n$ -variable k-map is used for one  $n$  variable function.

- $n$  variable k-map provides  $2^n$  cells, one cell is used to represent one minterm or one maxterm.
- While using k-map services for minterms grouping, all the minterms, don't cares should be produced in the k-map.
- Grouping of all min-terms is compulsory required for minimum one time but grouping of don't care cell is not compulsory
- while utilizing the k-map services for maxterms grouping all the maxterms & don't cares given in the function should be produced in the k-map but grouping of all maxterms is compulsory required for minimum one time but grouping of don't care cell is not compulsory

- A cell can be grouped more than one time when its services are required.
- The target term size will be reduced by grouping maximum no. of cells.
- In  $n$ -variable, K-map each cell is having ' $n$ ' chances for grouping with other cells.
- Single grouping is possible ~~with~~ <sup>for</sup> 2 cells only

Standard method used to get the minimized expression with K-map:

Step I: get prime implicants (PIs)

Step II: get essential PIs (EPIs)

Step III: check, if only EPIs are sufficient to cover all minterms or not NOT

If Yes: one more PI is not needed

Step IV: If No: one (or more) PI is ~~used~~ needed known as selective PI (SPI)

Prime Implicant: It is the minimized term obtained by grouping the max no of cells



Essential PI: Its presence is essential in final minimized expression basically it is a PI.

→ A PI is said to be essential when one (or more) cell is grouped only one time

Selective PI: It is a PI, which is used to cover the minterms which are not covered by EPIs.



Grouping: It is process of finding common bits.

Grouping chances:



Consider




$$\text{Given mapping} = A \text{ } B \text{ binary} \quad \begin{array}{c} B \\ \diagdown \end{array} \quad \begin{array}{cc} 0 & 1 \\ 0 & 1 \\ 1 & 0 \\ 1 & 1 \end{array} \quad \begin{array}{c} A \\ \diagup \end{array} \quad \begin{array}{c} \bar{A} \\ \diagup \end{array} \quad \begin{array}{c} \bar{B} \\ \diagdown \end{array} \quad \begin{array}{c} \bar{A} \\ \diagup \end{array} \quad \begin{array}{c} \bar{B} \\ \diagdown \end{array} \quad \text{using SOP}$$



Note:

→ Don't care (x) grouping is used to reduce H/W logic circuit.

Find no of useful x's, and term:



3 useful x's

useful


$\bar{A}\bar{B}$

term = 1

term = A

Q: Find the most useful 'x' in given below for S.O.P


grouping




- a) d<sub>0</sub>   b) d<sub>3</sub>   c) d<sub>0</sub> (or) d<sub>3</sub>   d) none

grouping with d<sub>0</sub>:  $\bar{B}$  (requires 1 NOT gate)

grouping with d<sub>3</sub>: A (requires no gates)



Q: Find most useful 'x' in given below for S.O.P grouping



- a) d<sub>1</sub>   b) d<sub>2</sub>   c) d<sub>1</sub> (or) d<sub>2</sub>   d) none

grouping with d<sub>1</sub>:  $\bar{A}$  (req 1 NOT gate)


grouping with d<sub>2</sub>:  $\bar{B}$  (req 1 NOT gate)

$\therefore d_1 \text{ or } d_2$

Term size: No of variable available in the term.

Consider

3 variable K-map. If it is drawn as below



Find term & termsize in given k-map:

BC		00	01	11	10
A		0	x	x	x
0	1	1	x	x	x

term :-

term size: 0

BC		00	01	11	10
A		0	x	x	y
0	1	1	x	x	x

term : A

size: 1

BC		00	01	11	10
A		0	x	x	x
0	1	x	x		

term : AB

size : 2

BC		00	01	11	10
A		0	x	x	x
0	1	1		x	

term : A $\bar{B}\bar{C}$

size : 3

Expression for finding the term size in 'n' variable k-map:

$$\log_2 \frac{N}{D}$$

Here N = max. no of cells given by the 1 in base 2

D = Map no of cells under single group

Get result in base 2

→ only exponent give term size

Q: In  $n$  variable K-map, what is the term-size when '8' cells are grouped?


- a) 3    b) 0    c) 8    d)  $n-3$

Here  $N = 2^n$

$$D = 8 = 2^3$$

$$\text{term size} = \log_2 \frac{2^n}{2^3} = \log_2 2^{n-3} = \underline{n-3}$$

Q:




AC is selected

Chances (PI)	EPIs
$\bar{A}\bar{B}$	$\bar{A}\bar{B}$
$\bar{B}C$	
AC	
$A\bar{B}$	

$$f(ABC) = \underbrace{\bar{A}\bar{B}\bar{C}}_{\text{not sufficient to cover all min-terms}} + AB + AC$$

↓  
SPI

Q:





Chances (PI)	EPIs
$\bar{A}\bar{B}$	$\bar{A}\bar{B}$
$\bar{B}C$	$\bar{A}C$
$\bar{A}C$	

$$f(ABC) = \underbrace{A\bar{B} + \bar{A}\bar{C}}_{\text{sufficient to cover all min-terms - So SPI is not needed}}$$

sufficient to cover all min-terms - So SPI is not needed


Q: No of EPIS in given below k-map is



- a) 1   b) 2   c) 3   d) None

changes:



$\bar{A}\bar{C}$	C	EPIS
$\bar{A}\bar{B}$	C	
AB	$\bar{A}\bar{B}$	
AB	AB	




These are also essential

$\therefore C$  is also essential.


4-variable k-map:





term: 1




term: A





Q:- Consider below K-Map. The min no of terms appeared in final minimized expression is \_\_\_\_\_



Choices :

- BD
- ABC̄
- ĀCD
- ĀBC
- ACD

EPIS

- ABC̄
- ĀCD
- ĀBC
- ACD

(Here BD is called  
Redundant PI)

$$f(ABCD) = ABC̄ + ĀC̄D + ĀBC + ACD$$

∴ Ans: 4

02/09/19

### 3. Number System

Conversion between binary and decimal numbers

Binary number system (Base 2)

Octal number system (Base 8)

Hexadecimal number system (Base 16)

Conversion between octal and decimal numbers

Conversion between hexadecimal and decimal numbers

Conversion between binary and octal numbers

Conversion between binary and hexadecimal numbers

Conversion between octal and hexadecimal numbers

Conversion between binary, octal, and hexadecimal numbers

Conversion between decimal and binary numbers

Conversion between decimal and octal numbers

Conversion between decimal and hexadecimal numbers

Conversion between binary, octal, and decimal numbers

Conversion between binary, octal, and hexadecimal numbers

Conversion between octal, decimal, and hexadecimal numbers

Conversion between binary, decimal, and hexadecimal numbers

Conversion between binary, octal, and decimal numbers

Conversion between octal, decimal, and binary numbers

Conversion between hexadecimal, decimal, and binary numbers

Conversion between hexadecimal, decimal, and octal numbers

is a good way to make good contacts  
and it's a good way to make

good contacts for you to make good contacts  
and it's a good way to make good contacts

and it's a good way to make good contacts  
and it's a good way to make good contacts

and it's a good way to make good contacts  
and it's a good way to make good contacts

and it's a good way to make good contacts  
and it's a good way to make good contacts

and it's a good way to make good contacts  
and it's a good way to make good contacts

and it's a good way to make good contacts  
and it's a good way to make good contacts

and it's a good way to make good contacts  
and it's a good way to make good contacts

and it's a good way to make good contacts  
and it's a good way to make good contacts

and it's a good way to make good contacts  
and it's a good way to make good contacts

and it's a good way to make good contacts  
and it's a good way to make good contacts

and it's a good way to make good contacts  
and it's a good way to make good contacts

## Conversion b/w base r and r^n systems:

- Direct conversion is possible
- Each symbol in base  $r^n$  system is directly represented with 'n' bits.
- Direct conversion is possible if the largest symbol in that system consists of all 1's in binary form.

Eg 1:

$$(24)_8 \rightarrow$$

$$(010100)_2$$

Eg 2:

$$(2014)_{16} = (0010000000011010)_2$$

Eg 3:

$$010|111|111|011|011|101_2 = (?)_8$$

$$\begin{array}{r} 010|111|111|011|011|101 \\ 2 | 7 | 7 | 3 | 3 | 5 \end{array} = (277335)_8$$

2008

Eg 4:

$$(567)_8 = (?)_{16}$$

$$(567)_8 = (1010110111)_2$$

$$\begin{array}{r} 0001|0111|0111 \\ 1 | 7 | 7 \end{array} = (177)_{16}$$

## Fraction data Conversions:



- It requires inverse operations when compared to Integer conversions.

→ Consider  $(a_{n-1} \dots a_2 a_1 a_0 . b_1 b_2 \dots b_n)_r = \sum_{i=0}^{n-1} a_i \times r^i + \sum_{i=1}^n b_i \times r^{-i}$

$$\text{Eg: } (26.8125)_{10} = (11010 \cdot 1101)_2$$

$$= (32 \cdot 64)_8$$

$$= (1A \cdot D)_{16}$$



$$\text{i.e., } (11010 \cdot 1101)_2$$

base 8

$$(26)_{10} = (32)_8$$

$$\begin{array}{r} 8125 \times 8 \\ 6.5000 \times 8 \\ \downarrow 4.0 \\ 64 \end{array}$$

$$\Rightarrow (26.8125)_{10} = (32.64)_8$$

In decimal form also base  $\times$  conversion is allowed.  
But after decimal zeroes are appended at end

Consider

$$(11010 \cdot 1101)_2 = (?)_8$$

$$(11010)_2 = (0\ 11010)_2 = (32)_8$$

$$(1101)_2 = (0\ 110100)_2 = (64)_8$$

$$(11010 \cdot 1101)_2 = (32.64)_8$$

base 16 :

$$(26)_{10} = (1A)_{16}$$

$$8125 \times 16$$

$$\begin{array}{r} 13.0000 \\ \text{D} \end{array}$$

$$\Rightarrow (26.8125)_{10} = (1A.D)_{16}$$

Now consider v

$$(11010 \cdot 1101)_2 \Rightarrow (11010)_2 = (26)_{10}$$

$$\begin{array}{r} 1101 \\ \frac{1}{2} \frac{1}{4} \frac{1}{8} \frac{1}{16} \\ \Rightarrow 1 \times \frac{1}{2} + 1 \times \frac{1}{4} + 0 \times \frac{1}{8} + 1 \times \frac{1}{16} \end{array}$$

$$= \frac{8+4+0+1}{16} = \frac{13}{16} = 0.8125$$

$$\Rightarrow 26.8125$$

$$\rightarrow (82 \cdot 64)_8 \quad (32)_8 = (26)_{10}$$

64

$$64' \frac{6}{8} + \frac{4}{64} = \frac{52}{64} = \frac{13}{16} = 0.8125$$

$$\Rightarrow (26.8125)_{10}$$

$$\rightarrow (1A \cdot D)_{16}$$

$$(1A)_{16} = (26)_{10}$$

$$D \Rightarrow \frac{13}{16} = 0.8125$$

Ex: 8

Q: Let  $\frac{(312)_x}{(20)_x} = (13 \cdot 1)_x$ . Find  $x$ .

$\Rightarrow$  Convert into base 10

$$\frac{3x^2+x+2}{2x} = x+3 + \frac{1}{x}$$

$$\frac{3x^2+x+2}{2x} = \frac{x^2+3x+1}{x}$$

$$3x^2+x+2 - 2x^2 - 6x - 2 = 0$$

$$x^2 - 5x = 0$$

$$x(x-5) = 0$$

$$x=5 \quad (\text{or}) \quad x=0$$

## Signed data representation:

- In unsigned binary data all the bits are used to provide magnitude (value), but in signed binary data MSB is reserved for representing sign and remaining bits are used for providing value.
- 0 is occupied in MSB position for representing +ve data. otherwise it is 1
- There are 3 methods to represent signed data
  - (i) signed magnitude representation
  - (ii) signed 1's complement representation
  - (iii) signed 2's complement representation.
- ★ → In all above representations the +ve data is represented in normal form i.e; no complement is required but -ve data is represented in the complement given in the notation only.
- ★ → Result for the given data is same if 1's complement operation or 2's complement operation is performed twice

Consider below table

Representation	+5	-5
normal method	0101 (0x)	1101 (1x)
1's Complement	0101 (0x)	1010 (1x)
2's Complement	0101 (0x)	(1011) (1x+1)

- 1's of  $x$  is  $\begin{cases} 0x & \text{if } x \geq 0 \\ 1x & \text{if } x < 0 \end{cases}$
- 2's of  $x$  is  $\begin{cases} 0x & \text{if } x \geq 0 \\ 1x+1 & \text{if } x < 0 \end{cases}$

$\therefore$  1011 is signed 2's complement notation. Its decimal value.

Given 2's comp

Since any of 1's or 2's comp is applied on same number, we get original value.

So apply 2's comp

$$\text{Let } x = 1011$$

$$\bar{x} = 1100$$

$\bar{x} + 1 = 1101 \rightarrow$  original value;

i.e. -5.

$\rightarrow$  for unsigned number with size n ranges from 0 to  $2^n - 1$ .

Shortcut to convert decimal to binary:

$$\rightarrow (26)_{10}$$

~~perfect powers~~

highest power of 2 below 26 is 16

$$26 = \begin{matrix} 1 & 1 & 0 & 1 & 0 \\ 16 & 8 & 4 & 2 & 1 \end{matrix}$$

Signed magnitude notation:

for  $\{ 0000, 0111 \} \rightarrow$

or  $\{ 1000, 1111 \} \rightarrow$

Range  
 $(2^{n-1} - 1)$  to  $(2^n - 1)$

$\rightarrow$  zero has two notation of which '-0' is invalid

(ii) Signed 1's Complement Notation:

the { 0000 } +0  
      { 0111 } +7  
-ve { 1000 } -7  
      { 1111 } -0

Range  
 $(2^{n-1}-1)$  to  $(2^{n-1}-1)$

→ zero has 2 notations of which '-0' is invalid

(iii) Signed 2's Complement Notation:

→ It is free from negative zero.

→ Provides more range for negative data than other notations.

→ It permits 8421 weighted code while finding its decimal value.

In this process only MSB weight is -ve. sign

→ It permits sign bit expression for converting the smaller size

signed data to larger size.

→ The additional padded bits are known as dummy bits/guard bits.

the { 0000 } +0  
      { 0111 } +7

-ve { 1000 } -8  
      { 1111 } -1

-8 to +7

Range  
 $-2^{n-1}$  to  $2^{n-1}-1$

2012

Q: The smallest -ve data that can be represented in signed 2's complement notation for 8 bit size is \_\_\_\_\_

- a) 127   b) 128   c) 255   d) 256

The following data are in signed 2's complement Notation and their decimal values are:

$$\rightarrow 101 = (-) \overline{01} + 1 = -3$$

shortcut

$$101 = -4 + 1 = -3$$

$$\rightarrow 1000 = (-) \overline{000} + 1 = -8$$

shortcut

$$1000 = -8$$

$$\rightarrow 1000 = -16 + 1 = -15$$

$$\rightarrow 101110 = -32 + 8 + 4 + 2 = -18$$

$$\rightarrow 10000000 = -256 + 1 = -255$$

$$\rightarrow 11111111 = -1$$

If all digit are 1's in 2's complement representation the value is 1.

i.e. It permits 8421 weighted code with MSB weight is negative.

Now consider 42

010

Here sign bit is 0

Now  $010 \sim 0010 \sim 00010 \dots$

Now consider -2

$$10 = (-2)_{10}$$

$$\cancel{(+10)}_2 \quad 110 = -2$$

$$1110 \sim 11110 \sim \dots$$

All the padded extra bits are known as dummy bits.

i.e; It permits sign bit extension.

Q: Find no of dummy bits in

$$\cancel{1} \quad 111010$$

$$\cancel{111010}$$

↓

Dummy bits

Q: The 16 bit data  $(FFFF)_{16}$  is in signed 2's complement notation,

its decimal value is \_\_\_\_\_

- a) -1 b) -2 c) +1 d) none

$$1111111111111111$$

Since all are 1's value is -1

we have  
1's Comp  $\Rightarrow$  original value is  $\frac{-1}{2^8} \Rightarrow -1$

MSD

### Problems

4)  $(-539)_{10}$

$$539 = 1000011011$$

$$\underline{-539}$$

$$15 \text{ bit Comp} = \cancel{1}000011011$$

$$2^8 \text{ Comp} = \cancel{1}00001\cancel{1}100$$

1C

## Problems:

2) -127

$$127 = 111111$$

$$\overline{127} = 0000000\underset{\uparrow}{0}$$

$$\overline{127} + 1 = 00000001 \quad \text{1's comp} = \underset{\uparrow}{1} 0000000$$

$$-127 \Rightarrow 10000001 \quad (2\text{'s comp})$$

$$m=2$$

$$\begin{matrix} n & \neq \\ m & \leq n \end{matrix}$$

$$m:n = 2:1$$

4)  $(-539)_{10}$

$$539 = 1000011011$$

$$\overline{539} = 0111100100$$

$$\overline{539} + 1 = 0111100101$$

$$-539 \Rightarrow \overbrace{11011110}^D \overbrace{0101}^E \overset{5}{\overbrace{\quad}}$$

sign bit extension

90ix  
7)

$x = \text{no of distinct 16 bit integers in 2's comp}$

$$\text{range: } -2^{15} \text{ to } 2^{15} - 1 \Rightarrow -2^{15} + 2^{15} - 1 = 2^{15}$$

$$\text{i.e.: } 12^{16}$$

$y = \text{no of distinct 16 bit integers in sign magnitude}$

$$y = 2^{16} - 1$$

$$\Rightarrow x - y = 1$$

(This can be answered directly)

## Overflow (OVFL) in signed 2's complement Notation:

- OVFL is known as signed CARRY
- while adding 2  $n$ -bit data the OVFL occurs when ' $n$ ' bits are not sufficient to store the result.
- OVFL does not occur after adding one +ve data and one -ve data.
- Occurrence of ↑ changes (disturbs) the target sign bit in the result.
- OVFL detection



$C_{in}$  = carry generated by adding data that enters in sign bit position

$C_{out}$  = carry generated by adding both sign bits

→ Presence of both  $C_{in}$  and  $C_{out}$  are required to detect OVFL.

Note:-

\*  $C_{out}$  participates in final result when OVFL occurred only.

Eg:! Cin 1111 (-1)

↑  
1111 (-1)

$C_{out} \leftarrow ① \underline{1110} \quad (-2) \rightarrow$  overflow should'nt occur



this is answer  $(1110) \Rightarrow -8 + 4 + 2 = -2$

i.e. overflow does not occur

Eg 2:

$$\begin{array}{r}
 0111 +7 \\
 0110 -2 \\
 \hline
 0101
 \end{array}
 \rightarrow \text{1 true & 1 true}$$

So overflow does not occur

if no overflow this 4 bits gives answers

0 → overflow does not occur

Eg 3:

$$\begin{array}{r}
 0111 +7 \\
 0110 -6 \\
 \hline
 1101
 \end{array}$$

1 → overflow occurs

Eg 5:

$$\begin{array}{r}
 0110 +6 \\
 0111 -5 \\
 \hline
 0001
 \end{array}$$

∴ OVFL doesn't occur

Eg 4:

$$\begin{array}{r}
 1000 -8 \\
 1001 -7 \\
 \hline
 0001
 \end{array}$$

⇒ overflow occurs

Conclusion: To determine if OVFL occurs we need to know about both Cin & Cout.

Q: After adding two signed 2's comp. numbers, notation data, OVFL

a) occurs if there is Cin

b) occurs if there is Cout in final result

c) occurs if  $Cin = Cout$

d) doesn't occur after adding one +ve data & one -ve data

Eg 1:

$$\begin{array}{r}
 1011 (-5) \\
 1000 (-8) \\
 \hline
 0011 (-13)
 \end{array}$$

⇒ overflow occurs

∴ Cout participates in final result

⇒ final result 10011 i.e.  $-16 + 2 + 1 = -13$

Eg: 2 : 
$$\begin{array}{r} 0111 \\ 1111 \\ \hline 0110 \end{array} \quad \begin{array}{l} +7 \\ -1 \\ +6 \end{array}$$
  $\Rightarrow$  OVFL does not occur

Cout do not participate in result

$\therefore$  result = 0110

Eg: 3 : 
$$\begin{array}{r} 01111 \\ 0110 \\ \hline 01101 \end{array} \quad \begin{array}{l} +7 \\ +6 \\ +13 \end{array}$$
 overflow occurs

final result : 01101 i.e., 13

Q: Let 'x' is the sign bit of 1<sup>st</sup> data, Y is sign bit of 2<sup>nd</sup> data and 'z' is target sign bit in the result.

The expression for the occurrence of OVFL is

options

x	y	cin	out	OVFL
0	0	0	0	
0	0	1	1	
0	1	0	0	
0	1	1	0	
1	0	0	0	
1	0	1	0	
1	1	0	1	✓
1	1	1	0	

a)  $xyz$

b)  $xy + yz + zx$

c)  $\bar{x}\bar{y}z + x\bar{y}z$

d)  $\bar{x}\bar{y}\bar{z} + xy\bar{z}$

S.O.P =  $\bar{x}y\bar{z} + \bar{x}\bar{y}z$

$x=0, y=0, cin=1 \Rightarrow z=1 \Rightarrow \bar{x}\bar{y}z$

$x=0, y=1, cin=0 \Rightarrow z=0 \Rightarrow xy\bar{z}$

$\therefore$  expr is  $\bar{x}\bar{y}z + xy\bar{z}$

Method 2 :

$xyz$	OVFL
000	0
001	1
010	0
011	0
100	0
101	0
110	1
111	0

Explanations:

- $z=0, y=0, z=0$  (two +ve gave zero which is fine)
- $x=0, y=0, z=1$  (adding two +ve gave -ve  $\therefore$  OVFL occurred)
- $1+1=0$   $\therefore$  no OVFL
- $x=0, y=0, z=1$  (adding two -ve gave +ve  $\therefore$  OVFL)
- $x=1, y=1, z=1$  (-ve & -ve gave -ve which is fine)

Now S.O.P. is

$$\bar{z}\bar{y}z + z\bar{y}\bar{z}$$

### Conclusion

$$\begin{array}{r}
 S_1 \times x x x x \dots \\
 S_2 \times x x x x \dots \\
 \hline
 S x x x x \dots
 \end{array}$$


$S_1$  - sign bit of 1<sup>st</sup> data  
 $S_2$  - sign bit of 2<sup>nd</sup> data  
 $S$  - sign bit of sum of  $S_1, S_2$

if  $S_1 = S_2$  if  $S_1, S_2$  are same sign and  
 = if overflow not occurs  $S$  is same as  $S_1, S_2$   
 & overflow occurs  $S$  is opposite of  $S_1, S_2$

### Combinational Circuits

- These are faster.
- Present O/P depends on i/p only.
- No memory & no clock.
- Different combinational circuits are Adders, Subtractors, MUX, DeMUX, encoder, decoder etc.
- MUX is known as universal combinational circuit.


#### Half Adder




x	y	s	cy
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$F_{sum}(xy) = \bar{x}y + x\bar{y} = x \oplus y$$

$$F_{cy}(xy) = xy$$




(iii) HA with basic gates



Here we need 6 basic gates

HA with NAND gates



∴ Here we need 5 NAND gates

## HA with NOR gates


$$\text{Sum} = x \oplus y = \bar{x}y + x\bar{y}$$

$$= \overline{\bar{x}y + x\bar{y}}$$

$$= \overline{(\bar{x}y)} + \overline{x\bar{y}}$$


$$= \overline{(\bar{x}+y)} + \overline{(x+y)} \rightarrow \text{sum}$$

$$\rightarrow (\bar{x}+y) = xy \text{ (CARRY)}$$



∴ 5 NOR gates needed for HA


## Half Subtractor:




x	y	Diff	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

$$\text{Diff} = x \oplus y$$

$$\text{Borrow} = \bar{x}y$$




## HS with NAND gates



∴ 5 NAND gates for HS

$$\begin{aligned} & \overline{\bar{x}y \cdot x} \\ & \overline{\bar{x}y + \bar{x}} \\ & \overline{\bar{x}y} \\ & \overline{\bar{x}y + \bar{y}} \\ & \overline{\bar{x}y \cdot y} \\ & \overline{\bar{x}y + \bar{y}} \\ & \overline{(\bar{x}y)(\bar{y})} \end{aligned}$$


## HS with NOR gates



Note:

Min no of NAND/NOR gates required for Half adder or Half Subtractor is 5.

## Full Adder:



xyz	Sum	Carry
000	0	0
001	1	0
010	1	0
011	0	1
100	1	0
101	0	1
110	0	1
111	1	1

$$\text{Sum}(xyz) = \overline{\bar{x}\bar{y}z + \bar{x}yz + x\bar{y}z + xyz}$$

$$\text{Sum}(xyz) = \sum m(1, 2, 4, 7)$$

$$\text{Carry}(xyz) = \sum m(3, 5, 6, 7)$$

		Sum
x	y	
0	0	00
0	1	01
1	1	11
1	0	10

$$\bar{x}\bar{y}z + \bar{x}yz + x\bar{y}z + xyz$$

$$\bar{x}(\bar{y}z + yz) + x(\bar{y}z + yz)$$

$$\bar{x}(y \oplus z) + x(y \oplus z)$$

$$\bar{x}(y \oplus z) + x(\bar{y} \oplus z)$$

$$x \oplus y \oplus z$$

		CARRY
x	y	
0	0	00
0	1	01
1	1	11
1	0	10


$$yz + xz + xy$$

(or)


$$\bar{z}yz + x\bar{y}z + xz + z(x \oplus y) + xy$$

This is written directly from minterms

Here  $z(x \oplus y) + xy$  is better to use.




Half Adder with NAND gates



Note :

Above circuit produces same functional o/p even if all NAND gates are replaced with NOR gates.

FA with NOR gates



$$\begin{aligned}
 \text{Sum} &= x \oplus y \oplus z \\
 &= (x \oplus y) \oplus z \quad (\text{single bubbled ExNOR is ExOR}) \\
 &= (\overline{x \oplus y}) \oplus z \quad (\text{double bubbled ExNOR is normal ExOR}) \\
 &= x \oplus y \oplus z. \quad (\text{double bubbled ExOR is normal ExOR})
 \end{aligned}$$

At 5th gate

$$\begin{aligned}
 \text{O/P: } & \overline{x \oplus y + z} \\
 &= \overline{\overline{xy} + \overline{x} \overline{y} + z}
 \end{aligned}$$


At 9th gate

$$\begin{aligned}
 & \overline{(\overline{z + xy + \overline{xy}}) + (\overline{x+y})} \\
 &= (\overline{z + xy + \overline{xy}}) \cdot (\overline{x+y})
 \end{aligned}$$

$$= yz + xz + xy \quad (\text{expression obtained from carry k-map})$$

Full Adder with half adder:

\* Here we use 2 half adder & 1 OR gate to obtain 1 full adder



$n$  bit adder:

→ It is used to add 2  $n$  bit data.


→ FA is known as one full bit adder.

→ HA is known as one half bit adder.

2023

To add  $n$  bit data (without Cin) min no. of FA required is  $\underline{n}$  and min no. of PFA req is  $\underline{n-1}$ .

→ here Cin refers to initial carry.



Note:

In above diagram all  $A_i, B_i$  &  $C_0$  are available directly (ie: no delay)

for  $n$  bit Ripple carry adder:

→ After completion of operation in MSB adder ( $FA_{n-1}$ ) the final result will be stabilized

→ To start operation in MSB adder no. of ripple carries required is  $\underline{n-1}$

→ Total ripple carry time (time to start operation in MSB)

$$= \underline{(n-1) \times T_{CY}}$$

Here  $T_{CY}$  is time taken by FA to produce carry

$$\rightarrow T_{Worst} = ((n-1) \times T_{CY}) + \max(T_{sum}, T_{CY})$$

Here  $T_{Worst}$  is max time to produce stabilized output

$T_{sum}$  is time taken by FA to produce sum.

### Problems

5)  $\frac{(16-1)}{2} \times 12 + 15 = 195 \text{ ns} \rightarrow \text{worst case delay}$

$\downarrow \quad \quad \quad \downarrow \quad \quad \quad \downarrow$

total carries      Max(T<sub>sum</sub>, T<sub>cy</sub>)

to produce start  
operation in MSBFA

(2016)  
4)

$$A = (1)_{10}$$

$$\text{i.e. } = (00000001)_2$$

(latency means time  
delay)

- \* longest latency is required when CARRY is generated
- \* in MSB adder (i.e. when longest data i/p is applied)

$$A = 00000001$$

$$B = \underbrace{11111111}_{\textcircled{1}11111111}$$

$$\therefore B = (-1)_{10}$$

2) HA with XOR & AND

FA with 2HA & 1OR


$$t_{XOR} = 2t_{AND} = 2t_{OR}$$

$$\therefore t_{AND} = t_{OR} = 1.2 \mu s$$

$$t_{XOR} = 2.4 \mu s$$

for 4-bit ripple carry adder with 4FA

Total propagation delay = ?  $\mu s$



Since we are using 4FA

Here both carry & sum are generated exactly after 4.8  $\mu s$   
we are using 4FA  $\Rightarrow$  ~~4 \* 4.8 = 19.2  $\mu s$~~  (4-1) \* 4.8 + 4.8 = 19.2  $\mu s$

Method 2:

FA<sub>3</sub>

FA<sub>2</sub>

FA<sub>1</sub>


FA<sub>0</sub>

Method 2 concept  
in Method 2 we have to consider all four bits at a time

so we can say that it is a 4-bit parallel adder  
function of 4 inputs to produce 4-bit number FA<sub>3</sub> to FA<sub>0</sub>

09/09/19

Full Subtractor:




$$F_{\text{Diff}}(x,y,z) = \sum m(1,2,4,7)$$

$$= x \oplus y \oplus z$$

xy z	D	B
000	0	0
001	1	1
010	1	1
011	0	1
100	1	0
101	0	0
110	0	0
111	1	1

$$F_{\text{Borrow}}(x,y,z) = \bar{x}yz + \bar{y}z + \bar{x}y + xy$$

$$= \bar{x}(y \oplus z) + yz$$




### Full Subtractor with NAND gates:

$$\text{Borrow} = \bar{x}(y \oplus z) + yz$$

consider it as

$$\overline{\bar{x}(y \oplus z) + yz} = \overline{\bar{x}(y \oplus z)} \cdot \overline{yz}$$



At 6<sup>th</sup> gate :

$$\overline{(y \oplus z) \cdot \bar{x} \cdot y \oplus z}$$

$$= \overline{(y \oplus z) \cdot (\bar{x} + y \oplus z)}$$

$$\cancel{(y \oplus z) \cdot \bar{x} +} = (y \oplus z) \cdot \bar{x} + y \oplus z \cdot \overline{y \oplus z}$$

$$= \overline{\bar{x} \cdot y \oplus z}$$

Note :

The above diagram produces same functioning even if all NAND gates are replaced with NOR gates.

### Binary Subtraction:

→ It is performed with 2's complement Addition

$$\text{i.e., } A - B = A + \bar{B} + 1$$

→ During this operation if there is a carry then result sign is +ve and the result is available in normal form.

→ If there is no carry then result sign is -ve and -ve result is available in 2's complement form.

Q: Min no of 2 i/p NAND/NOR gates req to implement full adder

Full subtractor is 9

Here  $A - B$

$$= A + (-B)$$

$$= A + \bar{B} + 1$$

Eg1  $6 - 3 = 43$

$$6 + \bar{3} + 1$$

$$A: 110$$

$$\bar{B}: 100$$

$$\begin{array}{r} 1011 \\ \underline{-\quad\quad\quad} \\ 101 \end{array}$$

3

(No carry generated)

$\therefore 011$  is answer)

Eg:  $3 - 6 = -3$

$$3 + \bar{6} + 1$$

$$B: 011$$

$$\bar{6}: 001$$

$$\begin{array}{r} 1001 \\ \underline{-\quad\quad\quad} \\ 101 \end{array} \rightarrow \text{This is 1's comp form (no carry)}$$


$$\therefore 101 = -4 + 0 + 1 = -3$$

$$(01) 101 = .110 \text{ (01's comp)}$$

$$= 111 \text{ (original)}$$

$\Rightarrow$  i.e.  $-3$

4 bit Adder/ subtractor




$\rightarrow$  Here M is called Mode control

$\rightarrow$  If  $M=0$  the above circuit acts as Full Adder

$\begin{array}{l} A_3 \ A_2 \ A_1 \ A_0 \\ B_3 \ B_2 \ B_1 \ B_0 \end{array} \left. \right\} \text{adder}$

→ If M=1 the circuit acts as full subtractor



### Multiplexer

→ It is also known as universal combinational circuit, Data selector,

Many to one selector and parallel to serial converter.

Standard size is  $2^n \times 1$ ,  $2^n$  = no of data inputs


with  $n$  selection lines

→ Selection lines are used to select only one input to one output line.

→ Different sizes are  $2 \times 1, 4 \times 1, 8 \times 1, \dots, 2^n \times 1$


Q: No of selection lines required for  $1024 \times 1$  MUX is 10

Q: No of selection lines required for  $N \times 1$  MUX is  $\log_2 N$



$S_1$	$S_0$	$Y$
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$

$$Y = \bar{A}\bar{B}I_0 + \bar{A}BI_1 + A\bar{B}I_2 + ABI_3$$



For designing  $4 \times 1$  Mux

No of AND gates = 4

No of OR gates = 1

No of NOT = 2

No of O

Size of OR gate = 4





Size of each AND gate =  $2 + \frac{1}{I}$

Previous

Q: No of inputs req. for each AND gate to design  $8 \times 1$  Mux is 6

$$S+1=6$$

Eg: What is the o/p at Y in the given below



$$\textcircled{1} \quad Y_1 = \bar{A}I_0 + AI_1 = \bar{A}$$

1	Y
0	1

$$\textcircled{2} \quad Y_2 = \bar{A}\bar{B}I_0 + \bar{A}BI_1 + A\bar{B}I_2 + ABI_3 \\ = \bar{A}\bar{B} + AB = A \oplus B$$

③

AB	Y
00	C
01	$\bar{C}$
10	$\bar{C}$
11	C

$$Y = \bar{A}BC + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC'$$

$$\sum m(1, 2, 4, 7) = A \oplus B \oplus C$$

④


AB	P
00	0
01	1
10	0
11	1

$$P = \bar{A}B + AB = B$$

$$\Rightarrow Y_4 = \bar{C}\bar{B} + CB = B \odot C$$

Problems:

(2014)



$$P = \bar{S}_1 W + S_1 \bar{W} = S_1 \oplus W$$

$$F = \bar{S}_2 P + S_2 \bar{P} = S_2 \oplus P = S_2 \oplus S_1 \oplus W$$


$$F = W \oplus S_1 \oplus S_2$$

(EEE 2016)

③


$$t_{NOR} = 2 \quad t_{mux} = 1.5 \quad t_{not} = 1 \text{ ns}$$

P, Q, R, S, T at same instant applied



To	Data Travel path,
0	$T_{NOT} + T_{Mux} + T_{Mux} = 5\text{ ns}$
1	$T_{NOT} + T_{Mux} + T_{NOT} + T_{Mux} = 6\text{ ns}$

Consider the circuit as below



### Mux as function selector

→ Generally there are 2 methods used to implement n variable function

(i) with  $2^n \times 1$  size

(ii)  $2^{n-1} \times 1$  size

→ while implementing with  $2^n \times 1$  size MUX all functional inputs are connected to selection lines and data inputs of Mux can be 0's & 1's

→ while implementing the fn with  $2^{n-1} \times 1$  size mux ( $n-1$ ) functional inputs are connected to selection lines and data inputs for Mux can be 0's, 1's, free input, complement of free input.

Note:-

while implementing n variable fn with  $2^{n-1} \times 1$  size mux, NOT gate is not needed for all functions (like carry in FA) but NOT gate is needed for only some functions like (sum in FA)

Eg: Implement  $F(ABC) = \sum m(1, 2, 4, 6)$  with Mux

Using  $2^3 \times 1$  Mux ( $2^4 \times 1$ ):

A B C	F
0 0 0	0
0 0 1	1
0 1 0	1
0 1 1	0
1 0 0	1
1 0 1	0
1 1 0	1
1 1 1	0

$\downarrow$        $\downarrow$        $\downarrow$


S<sub>0</sub>    S<sub>1</sub>    S<sub>2</sub>    S<sub>3</sub>

$2^3 \times 1$  Mux

$\rightarrow Y = F(ABC)$

using  $2^{2-1} \times 1$  Mux ( $2^4 \times 1$ ):

A B C	F
0 0 0	0
0 0 1	1
0 1 0	1
0 1 1	0
1 0 0	1
1 0 1	0
1 1 0	1
1 1 1	0




$$\begin{array}{l} I_0, I_1, I_2, I_3 \\ \bar{A} \quad 0 \oplus 2 \oplus 3 \\ A \quad 4 \oplus 6 \oplus 7 \\ \hline A \bar{A} \quad 10 \end{array}$$

Verification

BC	Y
00	$A \rightarrow A\bar{B}\bar{C} = 100$ (4)
01	$\bar{A} \rightarrow \bar{A}\bar{B}C = 0001$ (1)
10	$1 \rightarrow \bar{B}\bar{C} (AB\bar{C} + \bar{A}B\bar{C}) = 0, 2$
11	<del>0</del>


let C = free input



S <sub>0</sub> S <sub>1</sub> I <sub>0</sub> I <sub>1</sub> I <sub>2</sub> I <sub>3</sub>	A    B	Y
0 0    0 0	C	$\bar{A}\bar{B}\bar{C} (1)$
0 1    0 1	C	$\bar{C}$
1 0    1 0	C	$\bar{C}$
1 1    1 1	C	$\bar{C}$

$\left. \begin{array}{l} \bar{C} \\ 0 \oplus 2 \oplus 4 \oplus 6 \\ C \oplus 3 \oplus 5 \oplus 7 \\ \hline \bar{C} \bar{C} \bar{C} \bar{C} \end{array} \right\} (2, 4, 6)$

Let  $B = \text{free if}$



$$\begin{array}{l} I_0 \ I_1 \ I_2 \ I_3 \\ B : 0 \ ① \ ② \ 5 \\ B : ③ \ ④ \ ⑥ \ 7 \\ \hline B \ B \ 10 \end{array}$$

Q: One mux & one inverter are allowed to implement n variable function. What is minimum size of mux needed?

- (i)  $2^n \times 1$  (ii)  $2^{n-1} \times 1$  (iii)  $2^{n+1} \times 1$  (iv) None

→ For  $2^n \times 1$  Mux to implement n variable function:

→ Implementation is easy.


→ Requires more gates compared to  $2^{n-1} \times 1$  Mux implementation

→ For  $2^{n-1} \times 1$  Mux to implement n variable function


→ Implementation is less complex.

→ Requires less gates.

Eg: Implement FA with  $4 \times 1$  matrices



$$\begin{array}{l} I_0 \ I_1 \ I_2 \ I_3 \\ \bar{x} \ ④ \ ① \ ② \ 3 \\ x \ ⑤ \ ⑥ \ ⑦ \\ \hline x \bar{x} \bar{x} x \end{array}$$



$$\begin{array}{l} I_0 \ I_1 \ I_2 \ I_3 \\ \bar{x} \ 0 \ 1 \ 2 \ ③ \\ x \ 4 \ ⑤ \ ⑥ \ ② \\ \hline 0 \ x \ x \ 1 \end{array}$$

Here 'x' is  $S_2$  (i.e., 3rd bit in addition)


## Logic gates with 2x1 Muxes:

→ It is like function implementation with  $2^{n-1}$  muxes.

(2003)

Q: Min no of 2x1 muxes needed to implement 2 i/p XOR gate is 2 and 2 i/p AND gate is 1

### NOT gate:




### AND gate

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

$\overline{A} \oplus \overline{B} = 1$


A 2 (3)  $\overline{A} \oplus \overline{B}$

0 A




### OR gate

$$f(AB) = \sum m(1, 2, 3)$$



### NAND gate

$$f(AB) = \sum m(0, 1, 2)$$



$$\overline{A} \oplus \overline{B}$$


$$A \oplus \overline{B}$$

$$\overline{A} \oplus \overline{B}$$

require not  
gate

### NOR gate

$$f(AB) = \sum m(0)$$



$$\overline{A} \oplus \overline{B}$$

$$A \oplus \overline{B}$$

$$\overline{A} \oplus \overline{B}$$

## XOR

$$f(A, B) = \sum_m (1, 2)$$

$$\bar{A} \xrightarrow{\text{to } I_1} 0 \oplus 1$$

$$\begin{array}{c} A \\ \hline \end{array} \xrightarrow{\text{② } 3} \begin{array}{c} \bar{A} \\ \hline \end{array}$$

∴ require two Muxes

## OR NOR

$$f(A) = \sum_m (0, 3)$$

$$\bar{A} \xrightarrow{\text{to } I_0} 2 \oplus 1$$

$$\bar{A} \xrightarrow{\text{① } 1} 0$$

$$\bar{A} \xrightarrow{\text{③ } 2} 2 \oplus 3$$

$$\bar{A} \xrightarrow{\text{to } I_A} A$$

∴ requires two Muxes

→ All basic ~~2 input~~ gates require only ~~one~~ 1 Mux.

→ All universal & derived gates require 2 Muxes.

## Enable input in a Mux:



→ Some Muxes are designed with this special control input known as enable input.

→ Before going to perform any operation the mux must be in enabled condition.


→ If mux is disabled then its o/p will be forced to '0' regardless of data inputs & selection lines.

## Active high enable:


'1' for enable ; '0' for disable



Active low Enable.



'0' for enable '1' for disable



Demux :

→ It is also known as ~~data~~ distribution<sup>or</sup>, one to many selector, serial to parallel selector.

Standard size is  $1 \times 2^n$


$2^n$  = no of o/p with 'n' selection lines

→ Selection lines are used to select the input  $I$  to one of the inputs.


→ Different sizes are  $1 \times 2$ ,  $1 \times 4$ ,  $1 \times 8$ , ...,  $1 \times 2^n$

Q: No of selection lines req for designing  $1 \times 256$  demux is 8.

$1 \times 4$  Demux



AB	Y <sub>0</sub>	Y <sub>1</sub>	Y <sub>2</sub>	Y <sub>3</sub>
00	I	0	0	0
01	0	I	0	0
10	0	0	I	0
11	0	0	0	I




## Decoder:


- It is used for memory addressing and chip select application in memory organization.
- No selection lines.
- Standard size is "nx2^n" (@max)
- ~~Decoders~~ Decoders are divided in 2 types that depends on its output nature.
  - (i) Active high o/p Decoder → only one O/P bit is high
  - (ii) Active low o/p Decoder → only one O/P bit is low

\* → whatever the size of the decoder and nature of it's o/p,  
 \* always only one O/P bit is different to all other O/P bits.

### Active high O/P decoder.




AB	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>
00	1	0	0	0
01	0	1	0	0
10	0	0	1	0
11	0	0	0	1



ABCDE	Hig O/P given by
11011	D <sub>27</sub>

### Active low O/P Decoder



AB	D̄ <sub>0</sub>	D̄ <sub>1</sub>	D̄ <sub>2</sub>	D̄ <sub>3</sub>
00	0	1	1	1
01	1	0	1	1
10	1	1	0	1
11	1	1	1	0


## Decoder as function selector:

- Generally  $n \times 2^n$  size decoder is used to implement one 'n' variable function.
- All functional inputs are connected to decoder input and minterms are connected as input for OR gate/NAND gate


Eg: Implement  $f(ABC) = \sum m(1, 2, 4, 6)$  with Decoder

ABC	F
000	0
001	1
010	1
011	0
100	1
101	0
110	1
111	0

Active high O/P decoder




Active low O/P decoder



Q

The minimized POS expression for the given below diagram




- a)  $(A+C)(B+C)(\bar{A}+\bar{B}+\bar{C})$
- b)  $(\bar{A}+\bar{C})(\bar{B}+\bar{C})(A+B+C)$
- c)  $\bar{B}C + \bar{A}C + AB\bar{C}$
- d) None

$$f(ABC) = \sum m(1, 3, 5, 6) = \prod M(0, 2, 4, 7)$$


POS expression:  ~~$ABC + A\bar{B}\bar{C} +$~~

$$(A+B+C)(A+\bar{B}+C)(\bar{A}+B+C)(\bar{A}+\bar{B}+\bar{C})$$



$$\text{pos: } (B+C)(A+\bar{B}+\bar{C})(\bar{A}+\bar{B}+C)$$

(1, 4) (2) (4, 8)



$$\text{pos: } (B+C)(A+C)(\bar{A}+\bar{B}+\bar{C})$$

### Enable input in decoder:


- Some decoders are designed with special input known as enable input.
- Before going to perform any operation the decoder should be enabled.
- If active high o/p decoder is disabled all o/p bits will be forced to low and if active low o/p decoder is disabled all o/p bits will be forced to high.

\* \* This enable input is used to implement larger size decoder with smaller size decoders.


#### Active high o/p decoder



EN = '0' for disable  
EN = '1' for enable




### Active low O/p decoder




'0' for enable

'1' for disable




Eg: Implement 2x4 decoder with 1x2 decoders

### Target size





AB	D0	D1	D2	D3
00	1	0	0	0
01	0	1	0	0
10	0	0	1	0
11	0	0	0	1

### Basic size




A	D0	D1
0	1	0
1	0	1

### 2x4 decoders with 1x2



Q: Min no of  $1 \times 2$  decoders needed to implement  $2 \times 4$  decoder

without using extra H/W is 3




2008

Q: Min no of ~~size~~ decoders 6x64 size decoders needed to implement 3x8

size decoder is 9

$$\frac{6 \times 64}{3 \times 8} = 8, 1 \text{ Master decoder}$$

Eg: Implement 4x16 decoder with 2x4 decoder




## Encoder:

→ It performs decoder's inverse function.  
standard size is  $2^n \times n$

→ Always only one high signal is permitted at output.

→ Different sizes are  $2 \times 1, 4 \times 2, 8 \times 3, \dots, 2^n \times n$



I <sub>0</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>	E <sub>1</sub> , E <sub>0</sub>
1	0	0	0	00
0	1	0	0	01
0	0	1	0	10
0	0	0	1	11

$$E_1 = I_2 + I_3$$

$$E_0 = I_0 + I_4$$

for E<sub>1</sub>:

I <sub>0</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>	E <sub>1</sub>
00	x	1	1	1
01	0	x	1	1
11	1	x	1	1
10	0	x	1	1


\* → If i/p contains more than one high signal (Ex: 1100) then it is invalid i/p.

## Priority Encoder:

→ It permits one or more high signals at i/p.

→ It is designed with one special o/p bit(V).

→ Output of the encoder becomes valid if V=1 only.



$I_0 I_1 I_2 I_3$	$E_1, E_0$	$U$
0 (8 to 5)	0 0 0 0 0 0 0 0	0 (invalid)
1 (4 to 7)	0 1 x x 0 1 x x	1
2 (2 to 3)	0 0 1 x 0 0 1 x	1
1 (1)	0 0 0 1 0 0 0 1	1

For  $E_1$

$I_0 I_1 I_3$	00 01 11 10
00	x 1 1 1
01	0 0 0 0
11	0 0 0 0
10	0 0 0 0

$$E_1 = \overline{I_0} I_1$$

$I_0 I_1 I_3$

$I_0 I_1 I_3$	00 01 11 10
00	0 1 0 0
01	1 1 1 1
11	0 0 0 0
10	0 0 0 0

$$E_2 = \overline{I_0} I_1 + \overline{I_0} I_2$$

$I_0 I_1 I_3$

$$N = I_1 + I_2 + I_3 + I_4$$


Cut it is '0' only if  
all i/p are 0  
(i.e., 4 i/p OR gate)

### Magnitude Comparator:

→ It is used to compare two magnitudes (values)

to use:  
One bit  
Two bit  
Three bit  
 $n$  bit

one-bit cmp:




A B	$A=B$	$A < B$	$A > B$
0 0	1	0	0
0 1	0	1	0
1 0	0	0	1
1 1	1	0	0

$$F_{A \geq B} = A \oplus B$$

$$F_{A < B} = \overline{A} B$$

$$F_{A > B} = A \overline{B}$$

## 2 bit comparator



A	B	A=B	A>B	A<B
00	00	1	0	0
00	01	0	0	1
00	10	0	0	1
00	11	0	0	1
01	00	0	1	0
01	01	1	0	0
01	10	0	0	1
01	11	0	0	1
10	00	0	1	0
10	01	0	1	0
10	10	1	0	0
10	11	0	0	1
11	00	0	1	0
11	01	0	1	0
11	10	0	1	0
11	11	1	0	0

Here

one data size = 2

combination size = 4

Max no of combinations =  $2^4$

$F_{A=B}$  provides high o/p for  $2^2$

combinations = 4

$$F_{A < B} = \frac{2^4 - 2^2}{2} = 6$$

$$F_{A > B} = \frac{2^4 - 2^2}{2} = 6$$

In  $n$  bit comparator

one data size =  $n$  bit

combination size =  $2^n$  bits

Max no of combinations =  $2^{2n}$

No of  $A=B$  combinations =  $2^n$

$$\text{No of } A < B \quad " \quad = \frac{2^{2n} - 2^n}{2}$$

$$\text{No of } A > B \quad " \quad = \frac{2^{2n} - 2^n}{2}$$

(202) No of  $A > B$  combinations that provide high o/p in 2 bit Comparator is

6

$$\therefore \frac{2^{2n} - 2^n}{2} = \frac{2^4 - 2^2}{2} = \frac{16 - 4}{2} = 6$$

Q: No of ACB combinations that provide high O/P in 4 bit

comparator is 120

$$\text{i.e., } \frac{2^{2^n} - 2^n}{2} = \frac{2^8 - 2^4}{2} = \frac{256 - 16}{2} = \frac{240}{2} = 120$$

## 5. Sequential Circuits


→ All sequential circuits are clocked circuits and frequency of the clock pulse computes the O/P arrival time,

→ Generally universal gates are used to design a sequential circuits.

\* → In the given sequential circuit if the clock i/p signal is '0' then no changes are present at the O/P irrespective of i/p data.

→ To operate the for sequential circuit reliable operation, the max clock frequency to be applied is less than  $1/t_{pd}$  where  $t_{pd}$  is ext propagation delay

Consider below FA




$$T_{sum} = 1 \text{ ns}$$

$$T_{cy} = 1 \text{ ns}$$

f <sub>clk</sub>	T (ns)
100 MHz	10
200 MHz	5
500 MHz	2
900 MHz	1.1
1 GHz	0.5 (X)
2 GHz	0.5 (X) not permitted because it is less than minimum time delay given

### SR Latch

→ It is the pre-stage for a Flip flop




S = set = It sets the 'Q' O/P

R = Reset = It resets the 'Q' O/P

whenever  $Q = \bar{Q}$  then that type of i/p is considered as invalid

→ It contains memory, but no clock.

### SR NAND Latch



x	y	Q	$\bar{Q}$
00	00	1	0
01	01	0	1
10	10	1	0
11	11	X	X

(invalid)


$$\begin{array}{l} A = D \\ B = \overline{AB} \\ \therefore O_1 = \overline{O_2} \end{array}$$

x	y	Q
00	00	X
01	01	1
10	10	0
11	11	NC

set  
Reset  
 $\therefore y \Rightarrow S$   
 $x \Rightarrow R$

S	R	Q
00	00	X
01	01	0
10	10	1
11	11	NC

### SR NOR Latch



x	y	Q	$\bar{Q}$
00	00	N.C	N.C
01	01	1	0
10	10	0	1
11	11	00	00

(invalid)


x	y	Q
00	00	NC
01	01	1
10	10	0
11	11	X

set  
Reset  
 $\therefore y \Rightarrow S$   
 $x \Rightarrow R$

S	R	Q
00	00	NC
01	01	0
10	10	1
11	11	X


## SR flip flop

→ When clock pulse is connected to SR latch then it acts as SR flip flop



## SR flip flop

→ When clock pulse is connected




x	y	Q	$\bar{Q}$
00	NC		
01	0	0	1
10	1	1	0
11	(x)		

Here  
CLK is  
not zero  
invalid

x	y	Q
00	NC	
01	0	0
10	1	1
11	x	

S	R	Q
00	NC	
01	0	0
10	1	1
11	x	

CLK




Output (Q)       $Q_t$        $Q_{t+1}$        $Q_{t+2}$        $Q_{t+3}$

$Q_t$  = Present State (PS)

$Q_{t+1}$  = Next state (NS)

S	R	$Q_{t+1}$
00		$Q_t$ (NC)
01		0
10		1
11		x


## JK Flipflop



JK	$Q_{t+1}$
00	$Q_t$
01	0
SR	0
FF	1
11	$\bar{Q}_t$ (Toggle)

Toggle: It is the process of complementing the O/P. of a FF  
for each new clock

→ Toggle is used in counter design.




## 3 bit up counter

$Q_2$	$Q_1$	$Q_0$
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1


## Single input flip flops

→ Excitation table is easy.



T	J K	$Q_{t+1}$
0	00	$Q_t$
1	11	$\bar{Q}_t$

TFF using JKFF




T	J K	$Q_{t+1}$
0	00	$Q_t$
1	11	$\bar{Q}_t$

T	$Q_{t+1}$
0	$Q_t$
1	$\bar{Q}_t$

→ In TFF  $Q_{t+1}$  depends on  $Q_t$

→ It is same as JK FF except J=k or shorted so they are equal always ( $J=k$ )

DFF using JKFF



D	J K	$Q_{t+1}$
0	01	0
1	10	1

D	$Q_{t+1}$
0	0
1	1

→ Here  $J \neq k$ .

Q: To implement DFF using JKFF we require

- a) NOT gate    b) ~~NAND~~ NAND    e) NOR
- d) EXOR        e) 2x1 Mux    f) Any of the above

∴ Not gate can be implemented with any of given 5 gates

NOT with XOR:

## Flip Flop Tables

→ Each FF table can be divided in 3 ways:

(i) General table

(ii) Characteristic table

(iii) Excitation table

→ General table tells FF's nature. (Tables that are drawn so far are general tables)

→ Characteristic table tells the relations b/w  $Q_t$  &  $Q_{t+1}$

→ Excitation table is used to design any synchronous sequential circuit.

$Q_t$  : Present state (expected)

$Q_{t+1}$  : Next state (final)

DFF

Characteristic table:

DFF :

D	$Q_t$	$Q_{t+1}$
0	0	0
0	1	0
1	0	1
1	1	1

T FF

T	$Q_t$	$Q_{t+1}$
0	0	0
0	1	1
1	0	1
1	1	0

$$Q_{t+1} = D\bar{Q}_t + \bar{D}Q_t$$

$$Q_{t+1} = D \quad (\text{Characteristic equation})$$

$$Q_{t+1} = T \oplus Q_t \quad (\text{Characteristics of TFF})$$

JK FF

JK	$Q_t$	$Q_{t+1}$
00	0	0
00	1	1
01	0	1
01	1	0
10	0	1
10	1	0
11	0	1
11	1	0

Toggle

$Q_{t+1} = J\bar{Q} + \bar{K}Q$

SR FF

S	R	$Q_t$	$Q_{t+1}$
0	0	0	0
0	1	1	1
1	0	0	0
1	1	0	0
1	0	1	1
1	1	1	X
1	1	X	X

S + R̄Q

## Excitation tables:

→ First write our target states ( $Q_t$  &  $Q_{t+1}$ )

→ Then define the i/p for the available flip flop

### TFF

general table

T	$Q_{t+1}$
0	$Q_t$ (NC)
1	$\bar{Q}_t$

$Q_t$	$Q_{t+1}$	T
0	0	0
0	1	1
1	0	1
1	1	0

Excitation table  
of TFF

### DFF

general table

D	$Q_{t+1}$
0	0
1	1

$Q_t$	$Q_{t+1}$	D
0	0	0
0	1	1
1	0	0
1	1	1

### JKFF

JK	$Q_{t+1}$
00 NC	
11 Toggle	

D

10

01

11

$Q_t$	$Q_{t+1}$	JK	
0	0	00	No change
0	1	01	Direct '0' O/P
1	0	0X	
1	1	11	Toggle
		10	Direct '1' O/P
		1X	
10	11		
10	01		
10	00		
11	00		
11	10		
	X0		

→ Here in building excitation table each  $Q_t Q_{t+1}$  is checked for possibility in DFF & TFF

Ex : for 00 we can see it as No change (or) Direct '0' O/P

### SRFF

SR	$Q_t$	$Q_{t+1}$
00	NC	
01	0	
10	1	
11	X	

S	R	
00	00	No change.
01	01	'0': reset by R
	0X	
01	10	'1': set by S
10	01	'0': reset by R
	11	
	00	No change
	10	'1': set by S
	X0	

### Counter & It's design


- Counter is used to count the no of states.
- Each state is available for one clock cycle time.
- n bit counter produces max  $2^n$  states.
- If n bit counter is used to count all  $2^n$  states then it is binary counter otherwise it is mod counter.
- Mod Counter is used to count the target no of states only.
- Mod k counter is used to count k no of states.
- In real time applications mod counter is useful than binary counter, but design cost of mod counter is more expensive than design cost of binary counter.
- There are two methods to design a counter:
  - Synchronous counter
  - Asynchronous Counter (Ripple counter)

### Design of Synchronous Counter:

- All flip flops' clock ips are connected to main clock generator and flip flop ips are defined with excitation table.

### 3 bit upcounter

$Q_2 Q_1 Q_0$	$T_2$	$T_1$	$T_0$
0 0 0	0	0	1
0 0 1	0	1	1
0 1 0	0	0	1
0 1 1	1	1	1
1 0 0	0	0	1
1 0 1	0	1	1
1 1 0	0	0	1
1 1 1	1	1	1



$$\text{O/P} = Q_2 Q_1 Q_0$$

$$\begin{aligned}
 T_2(Q_2 Q_1 Q_0) &= \overline{Q_2} Q_1 Q_0 + Q_2 \overline{Q_1} Q_0 \\
 &= Q_0 Q_1
 \end{aligned}$$

for  $T_1$ :

$Q_2 Q_1 Q_0$	000	001	011	110
0	0	0	1	1
1	1	1	1	0

$$T_1(Q_2 Q_1 Q_0) = Q_0$$

for  $(T_0)$


$$T_0 = T_0(Q_2 Q_1 Q_0) = 1$$

### Mod 6 up counter:

$Q_2 Q_1 Q_0$	$T_2$	$T_1$	$T_0$
0 0 0	0	0	1
0 0 1	0	1	1
0 1 0	0	0	1
0 1 1	1	1	1
1 0 0	0	0	1
1 0 1	1	1	1
1 1 0	x	x	x
1 1 1	x	x	x

$Q_2 Q_1 Q_0$	000	001	011	110
0	0	0	1	1
1	1	1	x	x

$$\begin{aligned}
 T_2 &= Q_1 Q_0 + Q_2 Q_0 \\
 &= Q_0 (Q_1 + Q_2)
 \end{aligned}$$



→ Here  $T_2$  also & alone req 2 gate which makes mod counter design expensive

Eg: Design a Counter for the states of 0, 3, 6, 2, 5. ~~and step~~


String: - 0, 3, 6, 2, 5

No state is repeated

Highest digit = 6 (110)

∴ No of FF's req = 3

$Q_2, Q_1, Q_0$	$T_2$	$T_1$	$T_0$
0, 0, 0	0	1	1
0, 1, 1	1	0	1
1, 1, 0	1	0	0
0, 1, 0	1	1	1
1, 0, 1	1	0	1
0, 0, 1	x	x	x
1, 0, 0	x	x	x
1, 1, 1	x	x	x




$$T_2 = Q_1 + Q_0$$

Now derive expression for  $T_1$  &  $T_2$

08/09/19

Q) In the below diagrams initial o/p at 'Y' is '0'. What is output signal at 'Y' for next 3 clocks?

1)



a) 1, 1, 1, 0

b) 0, 0, 0


c) 1, 0, 1

d) 0, 1, 0

state transition diagram

clk	J	K	Q	$\bar{Q}$
			0	1
↑	1	1	1	0
↑	0	1	0	1
↑	1	1	1	0

From the given part, 1, 0, 1, 0 is the next state of the counter  
assuming initial state 0, 0, 0.



clk	D	Q	$\bar{Q}$
	0	1	
↑	1	1	0
↑	0	0	1
↑	1	1	0

- a) 0, 0, 0 returns to original  
b) 1, 1, 1  
c) 1, 0, 1, 0 is possible  
d) 0, 1, 0 becomes an illegal state

So, 2nd digit footprint

∴ 1, 0, 1


∴ 1, 0, 1

a) 0, 0, 0

b) 1, 1, 1

c) 1, 0, 1

d) 0, 1, 0



clk	T	Q	$\bar{Q}$
	0	1	
↑	1	1	0
↑	0	1	0
↑	0	1	0

∴ 1, 0, 1 is the required footprint

Q: Min no of FFs req for designing a counter for generating  
the states 2, 5, 0, 9, 3, 1, 12, 6, 7, 13, 4 and repeats is 4

Max value = 14 ( $1110$ )

i.e., 4 FFs are needed

Given string 2, 5, 0, 9, 3, 1, 12, 6, 7, 13, 4

There is no repeated state

Highest state =  $13_{10} = (1101)_2$

∴ 4 FFs are needed

Q: Minimum no of FFs req for producing 0, 1, 2, 1, 3  
and repeats is 3

Sol:

Given string is 0, 1, 2, 1, 3

state '1' is repeated, hence this design requires additional FFs known as dummy FFs

Note:

Before writing the excitation table all states should be distinct.

$Q_1, Q_0$	$T_1, T_0$
0 0	0 1
0 1	1 1
1 0	1 1
0 1	1 0
1 1	1 1

meaningless

to distinguish same states  
we use a dummy flipflop

So Consider the excitation table as

Active FF  $\xrightarrow{Q_1, Q_0, Q_D} \text{Dummy FF}$

0 0	0	0
0 1	0	0
1 0	0	0
0 1	1	0
1 1	0	0

different Now

These bits can be  
be either all '0'  
or all '1'

$\therefore$  We need 3 FFs

Problems

(2015)

6) Given 0, 0, 1, 1, 2, 2, 3, 3

each state repeated for 2 times

Max digit = 3 =  $(11)_2$

$Q_0, Q_1, Q_0$
0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1

$\therefore$  We need 8 FFs

2 active FFs  
1 dummy FF

2016

- 1) Given string 0, 1, 0, 2, 0, 3

$$\text{Max value} = 3 = (11)_2$$

$\therefore 2$  active FFs needed

String 0 is repeated for 3 time

So we need two Dummy FFs


$Q_1$	$Q_0$	$Q_{D1}$	$Q_{D2}$
0	0	0	0
0	1	0	0
0	0	0	0
0	0	1	—
1	0	0	0
0	0	0	0
1	1	0	0

$\therefore 3$  we need 4 FFs

## Flip Flop Conversions:

→ Any target FF can be implemented with available FF. In this process first write characteristic table for the target FF then excitation table for available FF.

### DFF using JK FF:



$$J = D$$


$$K \bar{Q} = \bar{D}$$

$$J = \bar{Q} \bar{K}$$

D	Q	$Q_{t+1}$	J	K
0	0	0	0	X
0	1	0	X	1
1	0	1	X	0
1	1	1	X	0



$$S = D$$




$$Q = D \quad K = \bar{D}$$

### DFF using TFF :

D	Q <sub>t</sub>	Q <sub>t+1</sub>	T
0	0	0	0
0	1	0	1
1	0	1	1
1	1	0	0

$$T = \bar{D}Q + D\bar{Q}$$

$$T = D \oplus Q$$




### TFF using DFF

T	Q <sub>t</sub>	Q <sub>t+1</sub>	D
0	0	0	0
0	1	1	1
1	0	1	1
1	1	0	0






$$D = \bar{T}Q_t + T\bar{Q}_t$$


$$= T \oplus Q_t$$



### JkFF using SRFF

	J	K	Q <sub>t</sub>	Q <sub>t+1</sub>	SR
NC	00	0	0	0	0x
	00	1	1	x	x0
0	01	0	0	0	0x
	01	1	0	x	01
1	10	0	1	1	10
	10	1	1	x	0
toggle	11	0	1	0	10
	11	1	0	0	01






From

→ From above diagram we can conclude


- \* JKFF requires two 3*ip* NAND & two 2*ip* NAND gates
- \* If we remove feed backs for 3*ip* NAND gates and ~~then~~ <sup>with</sup> 2*ip* NAND gates then it turns into SRFF.
- \* SRFF requires four 2*ip* NAND gates.

### JKFF using TFF

	J	K	$Q_t$	$Q_{t+1}$	T
NC	0	0	0	0	0
	0	0	1	1	0
0	0	1	0	0	0
	0	1	0	1	1
1	1	0	0	1	1
	1	0	1	1	0
Toggle	1	1	0	1	1
	1	1	1	0	0




$$T = KQ + J\bar{Q}$$



### Problems


- 3) Given JKFF implemented with TFF

from above k-map for finding T is



$$T = (K+Q)(J+Q-bar)$$

Here by finding SOP expression none of options matches to fig 1, So we find P.O.S



### Flip Flop Triggering:

- Triggering is also known as clocking.
- Triggering is the process of applying high signal on clock terminal at our desired time interval.
- Different trigger techniques are


- (i) +ve level
  - (ii) -ve level
  - (iii) +ve edge
  - (iv) -ve edge
- } level triggered FF  
} edge triggered FF

- Race Around Condition (RAC) occurs in level triggered flip flops. Hence edge triggered flip flop became familiar in real time applications, but schmitt trigger (pulse trainer) is required for designing edge triggered flip flop for providing the high signal to clock terminal at user's target time interval.

## the level trigger




→ The FF is enabled at high signal times



## -ve level trigger




long FF enable time




## true edge trigger



→ FF is enabled exactly once for each cycle for short time.



## edge triggered







→ FF is enabled exactly once for each cycle for short time

## TFF:


It is also known as frequency divider and mod 2 counter when

$T=1$




$$f_{out} = f_{in}/2$$


Q: In below diagram what is the frequency at Y?




- a) 10 kHz   b) 5 kHz   c) 2.5 kHz   d) None



J	K	$Q_t$	$\bar{Q}_t$	$Q_{t+1}$	$\bar{Q}_{t+1}$
1	1	0	1	1	0
1	1	0	1	1	0
1	1	1	0	1	0



Q: What is signal frequency at Y



$$f_{out} = \frac{1}{2} f_{clk} = 500 \text{ Hz}$$

- a) 1 kHz   b) 500 Hz   c) 250 Hz   d) None



Note:

In above diagram  $f_{out} = 0 \text{ Hz}$  when OR gate is replaced with AND gate. Because the AND gate o/p is always 0 for T and TFF produces no change for '0' i/p. Thus the o/p of is a straight line with (high or low).

## Design of Ripple Counter (Asynchronous Counter):

- Generally TFF are taken and all T inputs are connected to high signal always, excitation table is not required.
- Main clock generator is connected to LSB FF only and remaining all clocks are connected in ripple format.
- Its design cost is cheaper. It is especially used for frequency division application.

3 bit up Counter




Clk	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>
t	0	0	0
t+1	0	0	1
t+2	0	1	0
t+3	0	1	1
t+4	1	0	0
t+5	1	0	1
t+6	1	1	0
t+7	1	1	1
t+8	0	0	0
t+9	0	0	1

→ The circled ones represent where toggle occurred. ~~Q<sub>0</sub>~~ (i.e., high to low).

→ Once a toggle is occurred we change the bit value (inverse) and continue same value until next toggle occurs.

The above 2 points help in designing the table without drawing all waves. A shortcut method.

### 3 bit down Counter



clk	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>
t	0	1	0
t+1	1	1	1
t+2	1	1	0
t+3	1	0	1
t+4	1	0	0
t+5	0	1	1
t+6	0	1	0
t+7	0	0	1
t+8	0	0	0
t+9	1	0	1

Note  
 +ve edge TFF - down counter  
 -ve edge TFF - up counter

~~Q: In a 4 bit binary~~

→ For above ~~Q:~~ 3 bit binary up/down counter, f<sub>out</sub> =  $\frac{f_{clk}}{2^3}$

→ For n bit binary up/down counter, f<sub>out</sub> =  $\frac{f_{clk}}{2^n}$

→ For mod k Counter f<sub>out</sub> =  $\frac{f_{clk}}{k}$

Q: In a 4 bit binary counter the present state is 0110, what is o/p after 18 clocks.


- a) 0110   b) 0111   c) 1111   d) 1000

→ For every 16 clocks ( $2^4$ ) value will be repeated


$$\therefore 18 \div 16 = 2 \Rightarrow 0110 + (10)_2 = 1000$$

2nd 2011

Q: In the below diagram, initial O/P at  $Q_1, Q_0$  is '00' what is O/P for next 4 clocks?



- a) 00, 01, 10, 11
- b) 11, 10, 01, 00
- c) 10, 11, 01, 00
- d) None



In the above diagram  $J=K=1$  i.e. TFF with  $T=1$



∴ The ~~diagram~~ represents 2 bit binary down counter

~~00, 01, 10, 11~~

$$\Rightarrow 0, 3, 2, 1, 0 \\ 11, 10, 01, 00$$

### Design of asynchronous mod counters:

- This design requires 2 special inputs of a flip flop known as preset(pr) and clear(clr) (asynchronous inputs).
- These are also known as (pr & clr) asynchronous i/p's.
- \* → preset is used to design down counter and clear is used to design up counter.
- During normal operations these i/p's should be in disabled condition because if preset is enabled o/p flip flop will be forced to high and if clear is enabled the o/p the flip flop will be forced to low immediately regardless of flip flop data i/p's & clock



Active high

$\bar{Q}$ -disabled

$Q$ -enabled

state  
initial  
reset  
explore

Active low PR, CTR


$\bar{Q}$ -enabled

$Q$ -disabled


initial 0

reset 1

explore 0



### Mod 6 upcounter



active  
high

$Q_2$

$Q_1$

active  
high

$Q_2 Q_1 Q_0$	CIR	CLR
000	1	0
001	1	0
010	1	0
011	1	0
100	1	0
101	1	0
110	0	1
111	x	x

PR (1) disable

initial 000

reset 111

Active  
low


$$PR = \overline{Q_2} \overline{Q_1} \overline{Q_0} = \sum m(0,1,2,3,4,5) + d(2)$$

$Q_2$	$Q_1$	$Q_0$
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

$$CLR(Q_2 Q_1 Q_0) = Q_2 Q_1$$

### Mod 13 up counter

$Q_3\ Q_2\ Q_1\ Q_0$	active low	active high
0 0 0 0	1	0
0 0 0 1	1	0
:	:	:
1 0 1 0	1	0
1 0 1 1	1	0
1 1 0 0	1	0
1 1 0 1	0	1
1 1 1 0	x	x
1 1 1 1	x	x



$$CLR = \overline{Q}_3 + \overline{Q}_2 + \overline{Q}_0$$

$$\Leftrightarrow \overline{Q}_3 \overline{Q}_2 \overline{Q}_0$$



Since  $CLR = Q_3 Q_2 Q_0$

### Mod 83 upcounter

→ 0 to 82 accept

$$83 = (1010011)_2$$

$\overline{Q}_6\ \overline{Q}_5\ Q_4\ Q_3\ Q_2\ Q_1\ Q_0$

Here we have to stop counting at 83


∴ 83's binary value have 4 1's. So we need four i/p NAND gate for which ~~one~~ i/p's are 1's digit place in 83's binary representation

→ No of FFs required = 7

→ Name of gate is NAND (OR can also be used by taking inputs for  $\overline{Q}_i$ )


→ No of i/p's of NAND(OR) gate = 4

→ Gate is



Q: In the given below mod 5 counter, the name of the gate is \_\_\_\_\_

- a) AND    b) OR    c) NAND    d) NOR



Since the inputs of gate are complement it is OR gate.



#### Method II

C	B	A	$\overline{CLR}$	$\overline{CA}$
0	0	0	1	11
0	0	1	1	10
0	1	0	1	11
0	1	1	1	10
1	0	0	1	01
				101 0 00

→ For gate to enable clear it should produce o/p 0.  
→ 0 to 0 i.e. OR gate


#### Race Around Condition (RAC):

- When flip flop o/p is toggled more than one time in one clock cycle completion the Race Around condition occurs.
- SR flip flop and DFF are free from RAC.
- Edge triggered JKFF and edge triggered TFF are free from RAC.
- RAC occurs only in level triggered JKFF and level triggered TFF.
- To prevent RAC the master slave flip flop is used.



$\Delta t = t_{pd} = 1\text{ns}$  (i.e., it takes 1ns to produce  $Q$  &  $\bar{Q}$  for given i/p)


Let frequency of clock be 100 MHz  $\Rightarrow T = 10\text{ns}$



In the above figure the o/p is toggled more than once for given one clock cycle.

(2012)

Q: In the below diagram, RAC





This SRFF which is free from RAC

- a) does not occur
- b) occurs when  $A=1, B=1, \underline{clk}=0$
- c) occurs when  $A=0, B=0, \underline{clk}=0$
- d) occurs when  $A=1, B=1, \underline{clk}=1$

## Master slave JKFF

- Master FF is compulsory JKFF but slave FF can be SRFF/JKFF.
- Inputs are applied for master and O/P is taken from slave FF.
- Master FF gets enable when clock is high and slave FF gets enable when clock is low.
- Finally it provides only one toggle O/P.




→ The above circuit works good only if toggle occurred in Master in one cycle is odd number of times (Eg: 5 times in above diagram)


→ If it occurs even number of time the slave O/P is a straight line.

Modified diagram to toggle the master FF O/p only one time during clock high:

Consider previous diagram (the above) as shown below



It is modified as



- The i/p at  $S_K$  changes only if the feedback to which it is connected change.
- Here feedback is slave's o/p which changes only once and thus the modified circuit's master's o/p also changes once.

### Registers

→ It is used to save applied data. Hence DFF are used for its design.

→ n-bit register design requires n number of DFFs

→ Register is also used to perform binary multiplication and binary division by shifting the data to left and right respectively

\* → Data in a register can be shifted in four ways:

(i) Serial in serial out (SISO)

(ii) Serial in parallel out (SIPO)

(iii) Parallel in serial out (PISO)

(iv) Parallel in parallel out (PIPO)


\* → In most of the real time application serial in parallel out technique is used.

$A_3 A_2 A_1 A_0$

Left shift  $A_2 A_1 A_0 0$  (This multiplies data by 2)

Right shift  $0 A_3 A_2 A_1$  (This divides data by 2 i.e., Integer division ( $S/2=2$ ))

Consider below S-I.P.O circuit



$$D_A = S\text{-I.P}$$

$$D_B = Q_A$$

$$D_C = Q_B$$

S-I.P	$D_A$	$D_B$	$D_C$	Ckt	$Q_A$	$Q_B$	$Q_C$
					0	0	0
1	1	0	0	↑	1	0	0
1	1	1	0	↑	1	1	0
1	1	1	1	↑	1	1	1
0	0	1	1	↑	0	1	1
0	0	0	1	↑	0	0	1
0	0	0	0	↑	0	0	0

} to shift  
bit '1'  
} to shift  
bit '0'

### Ring Counter (RC)

→ The SIPO register acts as R.C when last FF O/P is connected to first FF input.

→ During initialization, it requires preset technique (only for one of the flip flops)


→ In n bit R.C the no of useful states is n and no of unused states is  $2^n - n$

→ n bit RC is also known as Mod n counter and  $f_{out} = \frac{f_{in}}{n}$

① Ex: A 5 bit RC is operated with 120 MHz clock

② No of unused states is 27.

③  $f_{out}$  is 24 MHz.



~~Note:~~

whatever the size of ring counter, always only one o/p bit is high ~~active~~ like active high o/p decoder.

D <sub>A</sub> D <sub>B</sub> D <sub>C</sub>	CLK	Q <sub>A</sub> Q <sub>B</sub> Q <sub>C</sub>
Initial		0 1 0
0 0 1	↑	0 0 1
1 0 0	↑	1 0 0
0 1 0	↑	0 1 0

→ Preset (because initial state exactly requires ~~at least~~ one '1' bit in Q<sub>A</sub> (or) Q<sub>B</sub> (or) Q<sub>C</sub>)

3 useful states out of 2<sup>3</sup> states

2<sup>3</sup>-3=5 states are unused

### Johnson Counter (JC)

→ It is also known as

Twisted R.C

Ringtail Counter and

Moebius Counter

→ It does not require preset technique during initialization.

→ n bit JC is also known as mod 2n Counter and fout is  $\frac{f_{in}}{2^n}$ .

→ In n bit JC no of useful states is  $2^n$

and no of unused states is  $2^n - 2^n$

D <sub>A</sub> D <sub>B</sub> D <sub>C</sub>	CLK	Q <sub>A</sub> Q <sub>B</sub> Q <sub>C</sub>
Initial		0 0 0
1 0 0	↑	1 0 0
1 1 0	↑	1 1 0
1 1 1	↑	1 1 1
0 1 1	↑	0 1 1
0 0 1	↑	0 0 1
0 0 0	↑	0 0 0

Eg: A 8 bit J.C is operated with 160 MHz clock


i) No of unused states is 240

ii) f<sub>out</sub> is 10 MHz

### Problems

Q2

Given



2014 M

Q: Let  $k=2^n$ . A circuit is built by giving the o/p of  $n$ -bit binary Counter as input to  $n \times 2^n$  size decoder. This circuit is equivalent to

a)  $k$  bit binary upcounter

b)  $k$  bit binary downcounter

c)  $k$  bit ring counter


d)  $k$  bit Johnson Counter



$\{2^n$  lines  
of which only one line  
is high

$\Rightarrow 2^n$  bit R.C  $\Rightarrow k$  bit R.C ( $\because 2^n > k$ )

Let  $n \geq 3 \Rightarrow k=8$




∴ This represents 8 bit Ring Counter

i.e.  $k$  bit Ring Counter

Problems

8  
Previous ECE



$D_A D_B D_C$	$Q_A$	$Q_B$	$Q_C$
Initial	0	0	0
1 0 0 ↑	1	0	0
1 1 0 ↑	1	1	0
0 1 1 ↑	0	1	1
1 0 1 ↑	1	0	1
0 1 0 ↑	0	1	0

$$D_A = \overline{Q_B} \oplus \overline{Q_C} \quad Q_B \oplus Q_C$$

$$D_B = Q_A$$

$$D_C = Q_B$$

$Q_A$  is 011010...

State table & State diagrams:

→ State table is also known as state transition table and it is closer to excitation table.

→ State diagram is the collection of circles. One circle represents one state, circle internal content is used to represent a state.

→ At the external side of the circle the numerator represents data i/p and denominator represents function o/p.


★ → To draw the state diagram for  $n$  bit binary counter we require  $2^n$  circles.

8 bit binary up counter state diagram:

State diagrams for Flip Flops:


TFF

$Q_t$	$Q_{t+1}$	T
0	0	0
0	1	1
1	0	1
1	1	0




DFF

$Q_t$	$Q_{t+1}$	D
0	0	0
0	1	1
1	0	0
1	1	1




JKFF

$Q_t$	$Q_{t+1}$	JK
0	0	0x
0	1	1x
1	0	x1
1	1	x0




### 3 bit binary upCounter State diagram:



2015  
Q: The following state diagram represents \_\_\_\_\_ gate


- a) AND    b) OR    c) NAND    d) NOR



A B	Y
0 0	1
0 1	1
1 0	1
1 1	0

i.e., NAND gate


### State diagrams for logic gates:



Here Present I/P depends on previous o/p


### AND gate

$Q_t$	$Q_{t+1}$	AB
0	0	0x10
0	1	11
1	0	0x10
1	1	11




### XOR gate

$Q_t$	$Q_{t+1}$	$AB$
0	0	00, 11
0	1	01, 10
1	0	00, 11
1	1	01, 10




### NOR gate

$Q_t$	$Q_{t+1}$	$AB$
0	0	1x, 01
0	1	00
1	0	1x, 01
1	1	00




### NAND gate

$Q_t$	$Q_{t+1}$	$AB$
0	0	11
0	1	(0x,10)
1	0	11
1	1	(0x,10)



Design the logic diagram for the below state diagram with Tff:

$x$  = data i/p




$Q_1 Q_0$	$Z$	$Q_1 Q_0$	$T_1$	$T_0$	$Y$
00	0	00	0	0	0
00	1	01	0	1	0
01	0	01	0	0	0
01	1	10	1	1	1
10	0	11	0	1	0
10	1	10	0	0	1
11	0	00	1	1	1
11	1	01	0	0	1
					3
					5
					6
					7

$$T_1 = \overline{Q_1} \oplus Q_0 \bar{x} + Q_1 Q_0 \bar{x}$$

$$T_0 = \overline{Q_1} \oplus Q_0 \bar{x} + Q_1 Q_0 \bar{x}$$

$$= Q_0(Q_1 \oplus x)$$

shift to next bit of sum & problem is follow on hold  
Bly.  $T_0 = Q_1 \oplus x$




Now consider if we want to generate o/p function ( $Y$ ) for carry in FA

The O/P function  $Y$  is shown in above state table. The


state diagram is

for carry in FA

$$\Sigma m = (3, 5, 6, 7)$$




Also we add below ckt to above  $(ckt 1)$



→ The sequential

→ The sequential synchronous circuit is also known as Finite State Machine (FSM).

Q: The state diagram for the FSM is shown below. The initial state of the FSM is  $S_0$ . If the input data sequence is 10101101001101, starting with MSB the number of time output(Y) becomes high is 4



Initial state  $S_0$

10101101001101

$S_1\ S_2\ S_3\ S_2\ S_3\ S_1\ S_2\ S_3\ S_2\ S_3\ S_1\ S_2\ S_3$

0 0 1 0 1 0 0 1 0 0 0 0 1

Method 2:

PS	X	NS	Y
$S_0$	1	$S_1$	0
$S_1$	0	$S_2$	0
$S_2$	1	$S_3$	1
$S_3$	0	$S_2$	0
$S_2$	1	$S_3$	1
$S_3$	1	$S_1$	0
$S_1$	0	$S_2$	0
$S_2$	1	$S_3$	1
$S_3$	0	$S_2$	0
$S_2$	0	$S_0$	0
$S_0$	1	$S_1$	0
$S_1$	1	$S_2$	0
$S_2$	0	$S_3$	1
$S_3$	0	$S_1$	0
$S_1$	0	$S_2$	0
$S_2$	1	$S_3$	1

PS	X	NS	Y
$S_0$	1	$S_1$	0
$S_1$	0	$S_2$	0
$S_2$	1	$S_3$	1
$S_3$	0	$S_2$	0
$S_2$	1	$S_3$	1
$S_3$	0	$S_1$	0
$S_1$	0	$S_0$	0
$S_0$	1	$S_1$	0
$S_1$	1	$S_2$	0
$S_2$	0	$S_3$	1
$S_3$	0	$S_1$	0
$S_1$	0	$S_2$	0
$S_2$	1	$S_3$	1

∴ 4 times