8-Bit CPU Manual

Breadboard Computing

CONTENTS

Contents

1	Ove	Overview		
2	Pro	cessor Architecture	4	
	2.1	Registers:	4	
	2.2	Buses	4	
	2.3	Flags	5	
	2.4	Signals	5	
	2.5	Instructions	6	
	2.6	Instruction Cycle	6	
	2.7	Decoder	7	

1 Overview

2 Processor Architecture

2.1 Registers:

- \diamond A Register: REG_A_0, REG_A_1, ..., REG_A_7
- \diamond B Register: REG_B_0, REG_B_1, ..., REG_B_7
- $\diamond \ \, \text{Temporary Register: REG_TMP_00, REG_TMP_01, } \ldots, \, \text{REG_TMP_15}$
- $\diamond \ \, \mathrm{Flag} \,\, \mathrm{Register} \colon \, \mathtt{REG_F_0}, \, \mathtt{REG_F_1}, \, \ldots, \, \mathtt{REG_F_7}$
- ♦ Instruction Register: REG_IR_0, REG_IR_1, ..., REG_IR_7

2.2 Buses

- ♦ Data Bus: BUS_0, BUS_1, ..., BUS_7
- \diamond Address Bus: ADDRESS_00, ADDRESS_01, ..., ADDRESS_15

2.3 Flags

- \diamond REG_F_0: sign flag(1 \rightarrow result is negative; 0 \rightarrow result is non-negative)
- \diamond REG_F_1: parity flag(1 \rightarrow result is odd; 0 \rightarrow result is even)
- \diamond REG_F_2: zero flag(1 \rightarrow result is not equal to zero; 0 \rightarrow result is equal to zero)
- \diamond REG_F_3: carry flag(for unsigned number operations: 1 \rightarrow result is out of range; 0 \rightarrow result is correct)
- \diamond REG_F_4: overflow flag(for signed number operations: 1 \rightarrow result is out of range; 0 \rightarrow result is correct)

2.4 Signals

	Clock				
CLK	signal generated by clock with specified frequency				
CLK	inverted signal generated by clock with specified frequency				

Table 1: Clock Signals Description

	Registers			
REG_A_LOAD	A0	load data from data bus to register A	combined with CLK	
REG_B_LOAD	A1	load data from data bus to register B	combined with CLK	
TMP_H_LOAD	A2	load data from data/address bus to higher bits of temporary register	combined with CLK	
TMP_L_LOAD	A3	load data from data/address bus to lower bits of temporary register	combined with CLK	
TMP_H_OUT	A4	pass data from higher bits of temporary register to data/address bus		
TMP_L_OUT	A5	pass data from lower bits of temporary register to data/address bus		
PASS_DATA	A6	enable passing data from data bus/temporary register to temporary register/data bus		
PASS_ADDRESS	A7	enable passing address from address bus/temporary register to temporary register/address bus		
DATA_DIR	В0	data flow direction selector: pass data from data bus/temporary register to temporary register/data bus		
ADDRESS_DIR	B1	address direction selector: pass data from address bus/temporary register to temporary register/address bus		

Table 2: Registers Signals Description

Arithmetic Logic Unit			
ALU_OPC_O	B2	bit 0 of operation code to perform	
ALU_OPC_1	В3	bit 1 of operation code to perform	
ALU_OPC_2	B4	bit 2 of operation code to perform	
ALU_OPC_3	В5	bit 3 of operation code to perform	
ALU_OPC_4	В6	bit 4 of operation code to perform	
REG_F_LOAD	В7	load flags of current operation to flag register	combined with CLK
REG_F_OUT	C0	pass data from flag register to data bus	
ALU_OUT	C1	pass current operation result to data bus	

Table 3: Arithmetic Logic Unit Signals Description

Memory Unit			
MAR_LOAD	C2	load data from address bus to memory address register	combined with CLK
MBR_LOAD	СЗ	load data from data bus to memory buffer register	combined with CLK
MAR_OUT	C4	pass data from memory address register to address bus	
MBR_OUT	C5	pass data from memory buffer register to data bus	
MEM_OUT	С6	read data to memory buffer register from memory at address from memory address register	
MEM_IN	C7	write data from memory buffer register to memory at address from memory address register	
WORD_DIR	D0	data flow direction selector: pass data from data bus/memory buffer register to memory buffer register/data bus	
PASS_WORD	D1	enable passing data from data bus/memory buffer register to memory buffer register/data bus	
MEM_PART	D2	additional bit of memory address; it is used to easy memory division	
ZERO_PAGE	D3	clear higher bits of memory address; it is used to faster access to memory at low addresses	
MAN_INPUT	D4	memory access selector: access to memory address register and memory buffer register by buttons or by buses	

Table 4: Memory Unit Signals Description

2.5 Instructions

2.6 Instruction Cycle

- $\diamond \ \ {\rm Fetch}({\rm fixed} \ {\rm number} \ {\rm of} \ {\rm cycles})$
- \diamond Decode(variable number of cycles)

Program Counter			
PC_LOAD	D5	load address from address bus to program counter	
PC_RST		set program counter to 0	
PC_TICK	D6	increment program counter	combined with $\overline{\mathtt{CLK}}$
PC_OUT	D7	pass data from program counter to address bus	

Table 5: Program Counter Signals Description

Stack Counter			
STC_LOAD	E0	load address from address bus to stack counter	
STC_RST		set stack counter to 0	
STC_TICK	E1	increment/decrement stack counter; increment/decrement depends on mode	combined with $\overline{\mathtt{CLK}}$
STC_MODE	E2	stack counter operation selector: increment or decrement	
STC_OUT	ЕЗ	pass data from stack counter to address bus	

Table 6: Stack Counter Signals Description

	Control Unit		
IR_LOAD	E4	load instruction from data bus	combined with $\overline{\mathtt{CLK}}$
MCC_TICK	E5	increment microcode counter	combined with CLK
MCC_RST	E6	set microcode counter to 0	

Table 7: Control Unit Signals Description

 \diamond Execute(variable number of cycles)

2.7 Decoder

Input: $MI_7I_6I_5I_4I_3I_2I_1I_0C_3C_2C_1C_0$:

- $\diamond~M$ operating mode,
- $\diamond\ I_7I_6I_5I_4I_3I_2I_1I_0$ instruction,
- $\diamond~C_3C_2C_1C_0$ microcode counter