
Graph Supernet Engine CPU
Language Model Engine GPU
v_1 v_2 v_3
push z_G
v_1 v_2 v_3 v_4
C_G
hit hit miss
w, α
PCIe
θ
hit hit miss
C_T
v_1 v_2 v_3 v_4
push z_T
v_2 v_3 v_4