

FPGA Synthesis and Prototyping Lab:

37

Multiplexers/De Multiplexers

The purpose of this experiment is to Synthesis and Check the behavior of the Multiplexers/De Multiplexers circuits mentioned in Lab 7, 8


Code:

```
module mux4x1(  
input [1:0] sel,  
output y );
```

```
reg [3:0] data = 0101;  
always @(*) begin  
case (sel)  
2'b00 : y = data[0];  
2'b01 : y = data[1];  
2'b10 : y = data[2];  
2'b11 : y = data[3];  
endcase  
end  
endmodule
```

Constraints

```
set_io y 37  
set_io sel[0] 36  
set_io sel[1] 35
```



video:https://github.com/KPYerawar/VSD-Squadron-FPGA-Prototyping/blob/main/DAY6_NEILIT_MUX_ASSIGNMENT/video.mp4