

KAUSTUBH PANDEY

📞 +91-9636379818 📩 kaustubhofficial.kp@gmail.com 💼 [kaustubh-pandey](#) 💬 [KPkaustubhKP](#) 🌐 [kpkaustubhkp.github.io](#)

Education

Manipal Institute of Technology

B.Tech in Electronics & Communication (VLSI)

- Current CGPA: 7.62 / 10 (as of 4th Semester)

2023 – Present

Manipal, Karnataka

Relevant Coursework

- VLSI Design
- Physical Design
- FPGA System Design
- Verilog HDL
- Digital IC Design
- Analog Circuits
- Semiconductor Physics
- Embedded Systems

Experience

VLSI System Design – PCB Design Intern

Feb 2025 – Oct 2025

PCB Designer

Manipal, India

- Designed and laid out the evaluation board for the Thejas32 (by Vega Processor & CDAC) using KiCad, including schematic capture and PCB layout.
- Collaborated on creating a shield for their FPGA board PCB design, integrating interface components and ensuring signal integrity.
- Applied high-speed routing and impedance control for Thejas32's critical signal paths.
- Generated manufacturing Gerber files and coordinated with fabrication partners for prototype development.

Project MANAS – Hardware Subsystem, Autonomous UGV Team

June 2023 – Present

Hardware Engineer

Manipal, India

- Designed power distribution boards (PDB) for autonomous UGVs with robust thermal handling and high-current switching.
- Implemented precise current sensing using current-sense IC to monitor load currents.
- Developed motor and microcontroller interface boards.
- Led PCB design using KiCad and coordinated manufacturing with Lion Circuits.
- Integrated CAN-bus communication using MCP2542FD transceivers for reliable subsystem messaging.

Projects

PID Motor Controller | Verilog, Vivado, Icarus Verilog, GTKWave

May 2025

- Designed a digital PID controller in Verilog HDL for DC motor speed regulation using encoder feedback signals.
- Synthesized and implemented the design on FPGA using Vivado with pipelined architecture for deterministic control loops.
- Performed comprehensive simulations using Icarus Verilog and validated timing behavior with GTKWave waveform analysis.
- Achieved closed-loop stability with tuned proportional, integral, and derivative gains; validated against real-world motor dynamics.

4H-SiC Trench U-MOSFET with BPT | Synopsys Sentaurus TCAD, Device Physics

Oct 2025

- Co-authored research on 4H-SiC trench U-MOSFET achieving 556 V breakdown voltage using breakdown point transfer (BPT) technique.
- Performed 2D TCAD device simulations ; optimized drift region and electric field profiles for high-voltage performance.

Custom TPU SoC Design (RTL-to-GDS) | SystemVerilog, Vivado, Physical Design

Ongoing

- Designing a configurable Tensor Processing Unit (TPU) with systolic array architecture for AI/ML acceleration; developed processing element (PE) with multiply-accumulate (MAC) units and neighbor-to-neighbor data flow.
- Implemented 4x4 PE cluster unit with pipelined systolic execution enabling high-throughput parallel matrix multiplication with minimal memory bandwidth.
- Architecting scalable SystemVerilog RTL supporting variable systolic array dimensions for workload flexibility and reconfigurable computing.
- End-goal: Complete TPU SoC with full RTL-to-GDS physical design flow, FPGA prototyping, and running a CNN workload for functional validation.

Technical Skills

Languages: SystemVerilog, Verilog, C, Python, Bash, Latex

Tools: KiCad, Vivado, Icarus Verilog, GTKWave, Cadence, Synopsys Sentaurus TCAD, LTSpice

Technologies: PCB Design, FPGA, AI Accelerators, Power Devices, Semiconductor Physics, Physical Design

Leadership / Extracurricular

Project MANAS – Autonomous UGV Team

June 2023 – Present

Hardware Engineer & R&D Contributor

Manipal Institute of Technology

- Collaborated with AI and perception teams on sensor-fusion hardware design for real-time navigation.
- Mentored junior teammates on KiCad workflow, component selection, and design-for-manufacturability.
- Secured 3rd place in the AutoNav Challenge at IGVC 2025, representing MIT with a fully autonomous UGV platform.
- Won PIMA at ISDC 2025 held at BITS Goa, recognizing excellence in innovation and technical implementation.