Computer Organization

Lecture 18 - Pipelined Processor Design 2

Reading: 4.7-4.9

Pipelined Processor Design


- Datapath
- Control
- Dealing with Hazards & Forwarding
- Branch Prediction
- Exceptions
- Performance

Pipelining in MIPS*

- MIPS architecture was designed to be pipelined
 - Simple instruction format (makes IF, ID easy)
 - Single-word instructions
 - Small number of instruction formats
 - Common fields in same place (e.g., rs, rt) in different formats
 - Memory operations only in lw, sw instructions (simplifies EX)
 - Memory operands aligned in memory (simplifies MEM)
 - Single value for writeback (limits forwarding)
- Pipelining is harder in CISC architectures like x86

*Original Acronym: Microprocessor without Interlocked Pipe Stages


Pipelined Datapath with Control Signals




Next Step: Adding Control

- Basic approach: build on single-cycle control
 - Place control unit in ID stage
 - Pass control signals to following stages
- Later: extra features to deal with:
 - Data forwarding
 - Stalls
 - Exceptions

Control for Pipelined Datapath




Source: Book Fig. 4.50, p 361




Control for Pipelined Datapath


	Execution/Address Calculation stage control lines				Memory access stage control lines			Write-back stage control lines	
Instruction	Reg Dst	ALU Op1	ALU Op0	ALU Src	Branch	Mem Read	Mem Write	Reg write	Mem to Req
R-format	Reg Dst	Орт	Opu	ALO SIC	O	Nead	O	1 1	i Keg
K-IOIIIIat	'	ı	U	U	U	U	U		U
lw	0	0	0	1	0	1	0	1	1
SW	Х	0	0	1	0	0	1	0	X
beq	Х	0	1	0	1	0	0	0	X





Book Fig. 4.50, p 361


Datapath and Control Unit















Pipelined Processor Design

- Datapath
- Control
- Dealing with Hazards & Forwarding
- Branch Prediction
- Exceptions
- Performance


Data Hazards Revisited...

Data hazards - when data is used before it is stored




Data Hazard Solution: Forwarding

Key idea: connect data internally before it is stored



(Fig. 4.53)


Data Hazard Solution: Forwarding



Lecture 18 - Pipelining 2


17

Controlling Forwarding



- Need to test when register numbers match in rs, rt, and rd fields stored in pipeline registers
- ▶ "EX" hazard: Ex 해저드는 연산하려는 레지스터 값이 EX/MEM에 있는 경우
 - EX/MEM test whether instruction writes register file (WB) and examine rd register
 - ► ID/EX test whether instruction <u>reads</u> rs or rt register and matches rd register in <u>EX/MEM</u>
- ▶ "MEM" hazard: мем 해저드는 연산하려는 레지스터 값이 мем/wв에 있는 경우
 - MEM/WB test whether instruction <u>writes</u> register file (WB) and examine <u>rd</u> (<u>rt</u>) register
 - ▶ ID/EX test whether instruction <u>reads</u> rs or rt register and matches rd (rt) register in MEM/WB

Forwarding Unit Detail EX Hazard



if (EX/MEM.RegWrite and (EX/MEM.RegisterRd ≠ 0) and (EX/MEM.RegisterRd = ID/EX.RegisterRs)) ForwardA = 10

if (EX/MEM.RegWrite and (EX/MEM.RegisterRd ≠ 0) and (EX/MEM.RegisterRd = ID/EX.RegisterRt)) ForwardB = 10

Forwarding Unit Detail - MEM Hazard

```
if (MEM/WB.RegWrite
and (MEM/WB.RegisterRd ≠ 0)
and (MEM/WB.RegisterRd = ID/EX.RegisterRs))
    ForwardA = 01
```

```
if (MEM/WB.RegWrite
and (MEM/WB.RegisterRd ≠ 0)
and (MEM/WB.RegisterRd = ID/EX.RegisterRt))
ForwardB = 01
```

EX Hazard Complication

What if a register is changed more than once?

```
add $1, $1, $2
add $1, $1, $3
add $1, $1, $4
```

Answer: forward most recent result (in MEM stage)

Forwarding Unit Detail - MEM Hazard Revised

```
if (MEM/WB.RegWrite
and (MEM/WB.RegisterRd ≠ 0)
and not(EX/MEM.RegWrite and (EX/MEM.RegisterRd ≠ 0)
       and (EX/MEM.RegisterRd = ID/EX.RegisterRs))
and (MEM/WB.RegisterRd = ID/EX.RegisterRs))
       ForwardA = 01
if (MEM/WB.RegWrite
and (MEM/WB.RegisterRd ≠ 0)
and not(EX/MEM.RegWrite and (EX/MEM.RegisterRd ≠ 0)
       and (EX/MEM.RegisterRd = ID/EX.RegisterRt))
and (MEM/WB.RegisterRd = ID/EX.RegisterRt))
       ForwardB = 01
```

Forwarding Elaboration

▶ Extra 2-1 mux needed for immediate instructions






Fig (6.33)

Load-Use Data Hazard




Lecture 18 - Pipelining 2

Load-Use Stall



Lecture 18 - Pipelining 2

Processor w/ Load-Use Hazard Detection



Load-Use Hazard Detection

- Check "using" instruction in ID stage
- ► ALU operand register numbers in ID stage:? IF/ID.RegisterRs, IF/ID.RegisterRt
- Load-use hazard test:


```
if ( ID/EX.MemRead and
      ((ID/EX.RegisterRt = IF/ID.RegisterRs) or
      (ID/EX.RegisterRt = IF/ID.RegisterRt)) )
      ... stall and insert bubble
```

The rest of operation follows MEM hazard control!

Stalling the Pipeline for Load-Use Hazard


- ▶ MUX zeros out control signals for instruction in ID
 - "squashes" the instruction
 - "no-op" propagates through following stages
- ▶ IF/ID holds stalled instruction until next clock cycle
- PC <u>holds</u> current value until next clock cycle (reloads first instruction)


Load-Use Stall (showing stalled instr.)



Branch Hazards

▶ When outcome is determined in MEM stage (Refer to pp 13):







Reducing Branch Delay

- ▶ Key idea: move branch logic to ID stage of pipeline
 - New adder calculates branch target
 (PC + 4 + extend(IMM) << 2)</pre>
 - ▶ New hardware tests rs == rt after register read
 - ▶ Add <u>flush</u> signal to squash instruction in IF/ID register
- Reduced penalty (1 cycle) when branch taken
- Example: Figure 4.62, p. 379

Example: Branch Hardware in ID



Example: Branch Hardware in ID




Pipelined Processor Design

- Datapath
- Control
- Dealing with Hazards & Forwarding
- Branch Prediction
- Exceptions
- Performance

Branch Prediction

Key idea: instead of always assuming branch not taken, use a <u>prediction</u> based on previous history




More about Branch Prediction

Consider nested loops:

- Prediction fails on first and last branch
- More history can improve performance

Branch Prediction w/2-Bit History

Key idea: must be wrong <u>twice</u> before changing prediction



- # of prediction failures = 2(M-1) + 2 = 2M if one bit history is used
- # of prediction failures = 2 + (M-1) + 2 + 1 = M+4 if two bits are used

Pipelined Processor Design


- Datapath
- Control
- Dealing with Hazards & Forwarding
- Branch Prediction
- Exceptions
- Performance

Exceptions - "Stuff Happens"

- Definition: "unexpected change in control flow"
- Used to handle runtime errors
 - Overflow
 - Undefined Instruction
 - Hardware malfunction
- Used to handle external events, "service" functions
 - ▶ Interrupts external I/O Device request
 - Page fault virtual memory
 - System call user request for OS action

What happens during an exception

- ▶ Save user state register values, etc.
- Take action to handle exception
- Restore user state and continue execution if possible; otherwise terminate



Exceptions in MIPS

- Two exceptions (for now):
 - Undefined instruction
 - Arithmetic overflow
- Add registers to architecture to save state as part of a System Control Coprocessor (CP0)
 - ▶ EPC Exception Program Counter (32 bits)
 - Cause records cause of exception (32 bits)
 - Undefined instruction: Cause <- 0
 - Arithmetic overflow: Cause <- 1
- Alternatives used by other architectures
 - Save PC on stack
 - Communicate exception type using <u>Exception Vector</u>


Exceptions in a Pipeline

- Another form of control hazard
- Consider overflow on add in EX stage

```
add $1, $2, $1
```

- Prevent \$1 from being clobbered
- Complete previous instructions
- ▶ Flush add and subsequent instructions
- ▶ Set Cause and EPC register values
- Transfer control to handler
- Similar to mispredicted branch
 - Use much of the same hardware

Exception Hardware



Exception Example

Exception on add due to arithmetic overflow:

```
      40
      sub
      $11, $2, $4

      44
      and
      $12, $2, $5

      48
      or
      $13, $2, $6

      4C
      add
      $1, $2, $1


      50
      slt
      $15, $6, $7

      54
      lw
      $16, 50($7)
```

Handler

```
80000180 sw $25, 1000($0)
80000184 sw $26, 1004($0)
```

•••



Exception Example

nop => sII \$0, \$0, 0or \$13, . . . sw \$25, 1000(\$0) bubble (nop) bubble bubble EX.Flush IF.Flush ID.Flush Hazard detection unit ID/EX EX/M¦EM M Control MEM/WB IF/ID₅₈ EPC 80000180 Registers Instruction Data memory memory Clock 7 Forwarding


Multiple Exceptions

- Pipelining overlaps multiple instructions
 - Could have multiple exceptions at once
- Simple approach: deal with exception from earliest instruction
 - Flush subsequent instructions
 - "Precise" exceptions
- In complex pipelines
 - Multiple instructions issued per cycle
 - Out-of-order completion
 - Maintaining precise exceptions is difficult!

Imprecise Exceptions

- Just stop pipeline and save state
 - Including exception cause(s)
- Let the handler work out
 - Which instruction(s) had exceptions
 - Which to complete or flush
 - May require "manual" completion
- Simplifies hardware, but more complex handler software
- Not feasible for complex multiple-issue out-of-order pipelines

Pipelined MIPS Verilog Model



Pipelined Processor Design

- Datapath
- Control
- Dealing with Hazards & Forwarding
- Branch Prediction
- Exceptions
- Performance

Performance of the Pipelined Implementation

Use "gcc" instr. mix to calculate CPI

```
lw 25% 1 cycle (2 cycles when load-use hazard) sw 10% 1 cycle R-type 52% 1 cycle branch 11% 1 cycle (2 cycles when prediction wrong) jump 2% 2 cycles
```

Assmptions:

- ▶ 50% of load instructions are followed by immed. use
- ▶ 25% of branch predictions are wrong

Calculating CPI

- ▶ CPI = (1.5 cycles * 0.25) + (1 cycle * 0.10) + (1 cycle * 0.52) + (1.25 cycles * 0.11) + (2 cycles * 0.02)
- ► CPI = 1.17 cycles per instruction

Performance of the Pipelined Implementation (cont'd)

Calculate the average execution time:

```
Pipelined 1.17 CPI * 200ps/clock = 234ps
Single-Cycle 1 CPI * 600ps/clock = 600ps
Multicycle 4.12 CPI * 200ps / clock = 824ps
```

- Speedup of pipelined implementation
 - ▶ 2.56X faster than single cycle
 - ▶ 3.4X faster than multicycle
- "Your mileage may differ" as instruction mix changes

Summary

- Pipelined processor
- Hazards
 - Structural hazards attempt to use same resource twice
 - **⇒** Delay
 - ⇒ Seprate memories
 - Control hazards attempt to make decision before condition is evaluated
 - ⇒ Stall
 - ⇒ Predict
 - ⇒ Delayed branch
 - Data hazards attempt to use data before it is ready
 - ⇒ Stall
 - \Rightarrow Forwarding
 - \Rightarrow Reordering instructions