Computer Organization

Lecture 10 - Multiplication and Division


Reading: 3.3-3.4

Outline - Multiplication and Division

- Multiplication
 - ► Review: Shift & Add Multiplication
 - Review: Booth's Algorithm
 - Combinational Multiplication
 - **▶ MIPS Multiplication Instructions**
- Division
- Summary

Multiplication


- Basic algorithm analogous to decimal multiplication
 - ▶ Break <u>multiplier</u> into digits
 - Multiply one digit at a time; shift <u>multiplicand</u> to form <u>partial products</u>
 - ▶ Create <u>product</u> as sum of partial products




n bit multiplicand X m bit multiplier = (n+m) bit product

Animation - 1st Cut Multiplier

Multiplicand의 자릿수를 하나씩 올리면서 (shift left) 연산한다.



Algorithm - 1st Cut Multiplier



	0110		
<u>x</u>	0011		
+	0110	add +	shift
+	0110	add +	shift
+	0000	shift	
<u> +</u>	0000	shift	
	00010010		

Sequential Multiplier - 2nd Version

연산을 하고 나서 product의 자릿수를 하나씩 내린다 (shift right) .

- Observation: we're only adding 32 bits at a time
- Clever idea: Why not...
 - Hold the multiplicand still and...
 - Shift the product right!

```
0110 (6)

X 0011 (3)


00000000 current product

00110000 add & shift rht


01001000 add & shift rht

00100100 no add & shift rht

00010010 no add & shift rht
```




Algorithm - 2nd Version Multiplier




Sequential Multiplier - 3nd Version

- Observation: we can store the multiplier and product in the same register!
 - ▶ As multiplier shifts out....



Algorithm - 3rd Version Multiplier



Outline - Multiplication and Division

- Multiplication
 - ▶ Review: Shift & Add Multiplication
 - ▶ Review: Booth's Algorithm
 - Combinational Multiplication
 - **▶ MIPS Multiplication Instructions**
- Division
- Summary

Signed Multiplication with Booth's Algorithm

- Originally proposed to reduce addition steps
- ▶ Bonus: works for two's complement numbers
- Uses shifting, addition, and <u>subtraction</u>

Booth's Algorithm

- Observation: if we can both <u>add</u> and <u>subtract</u>, there are multiple ways to create a product
- Example: multiply 2_{ten} by 6_{ten} (0010_{two} X 0110_{two})

$$\triangleright$$
 2 X 6 = 2 X (2 + 4) = (2 X 2) + (2 X 4) OR

$$\triangleright$$
 2 X 6 = 2 X (-2 + 8) = (2 X -2) + (2 X 8)

Regular Algorithm

0010 <u>X</u> 0110 + 0000 shift + 0010 add + shift + 0010 add + shift + 0000 shift

Booth's Algorithm

	0010	
x	0110	(= 1000 - 0010)
	0000	shift
-	0010	sub + shift
	0000	shift
+	0010	add + <mark>shift</mark>
	00001100	

Booth's Algorithm Continued

- Question:
 - How do we know when to subtract?
 - When do we know when to add?
- ▶ Answer: look for "runs of 1s" in multiplier
 - ► Example: 00<u>111</u>00<u>11</u>
 - ▶ Working from Right to Left, any "run of 1's" is equal to:
 - value of first digit that's one
 - +value of first digit that's zero
 - Example: 001110011
 - First run: -1 + 4 = 3
 - Second run: -16 + 128 = 112
 - Total: (-1 + 4) + (-16 + 128) = 3 + 112 = 115

Implementing Booth's Algorithm


- Scan multiplier bits from right to left
- Recognize the beginning and in of a run looking at only 2 bits at a time
 - "Current" bit: a_i
 - ▶ Bit to right of "current" bit: a_{i-1}

•		End Middle Beginr Of Run Of Run Of Ru	•
Bit a _i	Bit a _{i-1}	Explanation	

Bit a_i	Bit a_{i-1}	Explanation
1	0	Begin Run of 1's
1	1	Middle of Run of 1's
0	1	End of Run
0	0	Middle of Run of 0's

Implementing Booth's Algorithm

- ▶ Key idea: test 2 bits of multiplier at once
 - ▶ 10 subtract (beginning of run of 1's)
 - 01 add (end of run of 1's)
 - ▶ 00, 11 do nothing (middle of run of 0's or 1's)



Booth's Algorithm Example

Multiply 4 X -9 00100 x 10111

Remember

```
4 = 000100
-4 = 111100
```

```
000000101110
+111100
                (sub 4 / add -4)
 111100101110
 111110010111
                (shift after add)
 111111001011
                (shift w/ no add)
 1111111100101
                (shift w/ no add)
+000100
                (add +4)
 000011100101
 000001110010
                (shift after add)
+111100
                (sub 4 / add -4)
 111101110010
 111110111001
                (shift after add)
      Drop leftmost & rightmost bit
  1111011100 = -(0000100011 + 1)
              = -(0000100100)
              = -36 = 4 \times -9!
```


Outline - Multiplication and Division

- Multiplication
 - ▶ Review: Shift & Add Multiplication
 - Review: Booth's Algorithm
 - ▶ Combinational Multiplication
 - **▶ MIPS Multiplication Instructions**
- Division
- Summary


Combinational Multipliers

- ▶ Goal: make multiplication faster
- General approach
 - Use AND gates to generate partial products
 - Sum partial products with adders

Array Multiplier



Array Multiplier - Critical Paths



Outline - Multiplication and Division

- Multiplication
 - ▶ Review: Shift & Add Multiplication
 - ▶ Review: Booth's Algorithm
 - Combinational Multiplication
 - ▶ MIPS Multiplication Instructions
- Division
- Summary

Multiply Instructions in MIPS

- ▶ MIPS adds new registers for product result:
 - ▶ Hi upper 32 bits of product
 - ▶ Lo lower 32 bits of product
- MIPS multiply instructions
 - ▶ mult \$s0, \$s1
 - ▶ multu \$s0, \$s1
- ▶ Accessing Hi, Lo registers
 - ▶ mfhi \$s1
 - ▶ mflo \$s1

Outline - Multiplication and Division


Multiplication

- ▶ Review: Shift & Add Multiplication
- ▶ Review: Booth's Algorithm
- **▶** Combinational Multiplication
- MIPS Multiplication Instructions

Division

- Division Algorithms
- MIPS Division Instructions
- Summary

- Grammar school algorithm: long division
 - Subtract shifted divisor from dividend when it "fits"
 - Quotient bit: 1 or 0
- Question: how can hardware tell "when it fits?"



Dividend = Quotient X Divisor + Remainder

Computation Process

- **▶** 1001010/1000 = ?
- 1001010 10000000 = 0001010

$$=> Q = 0001$$


- \blacktriangleright 0001010 01000000 = Neg (recover) => Q = 0010
- \blacktriangleright 0001010 0010000 = Neg (recover) => Q = 0100
- ► 0001010 <u>0001</u>000 = 0000010 => Q = 1001 ► Q = 1001, R = 0000010
- Number of iterations = 4

Division Hardware - 1st Version

Sign bit (REM<0)

▶ 1001010/1000 = ? ▶ 1001010 - 1000000 = 0001010 => Q = 0001Shift register moves divisor (DIVR) to right ▶ 0001010 - 0100000 = 음수 (recover) => Q = 0010**ALU subtracts DIVR, then <u>restores</u> (adds back)** ▶ 0001010 - 0010000 = 음수 (recover) => Q = 0100if REM < 0 (i.e. divisor was "too big") ▶ 0001010 - 0001000 = 0000010 => Q = 1001▶ Q = 1001, R = 0000010 ▶ Number of iterations = 4 **Divisor DIVR (64 bits)** Shift R LSB-QUOT (32 bits) Shift L ADD/ 64-bit ALU SUB Control **Remainder REM (64 bits)** Write

Division Algorithm - First Version



Divide 1st Version - Observations


- We only subtract 32 bits in each iteration
 - Idea: Instead of shifting divisor to right, shift remainder to left
- ▶ First step cannot produce a 1 in quotient bit
 - Switch order to shift first, then subtract
 - Save 1 iteration

Computation Process

```
First step: Always negative, so
10010100/00001000 = ?
                                        switch the order to shift first, then
           substract
                                        substract => To save one iteration
000000100101000 - 00001000 = Neg (recover)
                                               => Q = 000000000
0000001001010000 - 00001000 = Neg (recover)
                                               => Q = 000000000
0000010010100000 - 00001000 = Neg (recover)
                                               => Q = 000000000
0000100101000000 - 00001000 = Pos
                                                => Q = 00000001
0000001010000000 - 00001000 = Neg (recover)
                                               => Q = 00000010
0000010100000000 - 00001000 = Neg (recover)
                                               => Q = 00000100
0000101000000000 - 00001000 = Pos
                                                => Q = 00001001
0000010000000000
remainder
```


Divide Hardware - 2nd Version

- Divisor Holds Still
- Dividend/Remainder Shifts Left
- ► End Result: Remainder in upper half of register




Divide Hardware - 3rd Version

▶ Combine quotient with remainder register



Divide Algorithm - 3rd Version



Dividing Signed Numbers

- Check sign of divisor, dividend
- Negate quotient if signs of operands are opposite
- Make <u>remainder sign</u> match dividend (if nonzero)

Outline - Multiplication and Division

Multiplication

- Review: Shift & Add Multiplication
- ▶ Review: Booth's Algorithm
- **▶** Combinational Multiplication
- MIPS Multiplication Instructions
- Division
 - Division Algorithms
 - ▶ MIPS Division Instructions
- Summary

Divide Instructions in MIPS

Divide Instructions

```
b div $s2, $s3 # Lo = $s2 / $s3; Hi = $s2 % $s3
b divu $s2, $s3 # Lo = $s2 / $s3; Hi = $s2 % $s3
```

- Results in Lo, Hi registers
 - ▶ Hi: remainder
 - ▶ Lo: quotient
- Divide pseudoinstructions

```
div $s3, $s2, $s1
divu $s3, $s2, $s1
```

```
div $s3, $s2, $s1
div $s2, $s1
mflo $s3
```

```
\# \$s3 = \$s2 / \$s1
```

Software must check for overflow, divide-by-zero

Outline - Multiplication and Division

Multiplication

- Review: Shift & Add Multiplication
- ▶ Review: Booth's Algorithm
- Combinational Multiplication
- MIPS Multiplication Instructions
- Division
 - Division Algorithms
 - MIPS Division Instructions
- **▶** Summary

Summary - Multiplication and Division

- Multiplication
 - Sequential multipliers efficient but slow
 - Combinational multipliers fast but expensive
- Division is more complex and problematic
 - What about divide by zero?
 - Restore step needed to undo unwanted subtractions
 - → Nonrestoring division: combine restore w/ next subtract
- ▶ Take a Computer Arithmetic course for more details
- Coming Up: Floating Point