Camiral Page

NAME: RUNAL RANK

Rou No: U18(0081

CLASS: B TECH 3 RD YEAR,

COMPUTER ENGINEERING

. Interrupt Request Register (IRR): It stores all the interrupt level which are prequesting for Interript services Intempt Service Register (ISR):-It stores the interrupt level which are currently being executed. · Interript Mask Register (IMR):

It stores the interrupt level which have to be masked
by storing the masking bits of the interrupt level. · Priority fere resolver: It examines the priority level of the interrupt using all the three registers and the interrupt with highest priority is set in ISR register. It resets those interrupt levels in IRR which have been serviced. · Cascade Buffer: To increase interrupt handling capability, he can further carrade more number of pine by using cascade buffer. The segrence of initialisation is as followed: ; 1-) ICW4 on, 1-) Single IC, Do 8 bits internal mov al, 13h out 20h, al ;ICUZ mov al, @ 20h out 20th, al :IW3 mad, a Oth out 20 hal

·1(W4 ; I -> Nested Mode mox al, 114 out 21h, al Ans 3 For ICW1, the word byte passed is: No ICY configuration med

> Single PIC System

> Call address interval is 4hr

> Operates in edge triggered For ICWZ. the byte passed is: Here 20h is the base address passed for the Interrept