
root
: Root
board
: SimpleBoard
processor
: SimpleProcessor
cores
: SimpleCore
core
: X86TimingSimpleCPU
mmu
: X86MMU
dtb
: X86TLB
walker
: X86PagetableWalker
port
itb
: X86TLB
walker
: X86PagetableWalker
port
interrupts
: X86LocalApic
pio
int_responder
int_requestor
memory
: ChanneledMemory
mem_ctrl
: MemCtrl
port
system_port
icache_port
dcache_port
cache_hierarchy
: PrivateL1PrivateL2CacheHierarchy
membus
: SystemXBar
default
mem_side_ports
cpu_side_ports
badaddr_responder
: BadAddr
pio
l2buses
: L2XBar
mem_side_ports
cpu_side_ports
l2-cache-0
: L2Cache
mem_side
cpu_side
l1i-cache-0
: L1ICache
mem_side
cpu_side
l1d-cache-0
: L1DCache
mem_side
cpu_side