

Contents

[Summary](#)

[Subsystem](#)

[Report](#)

[Code Interface](#)

[Report](#)

[Traceability](#)

[Report](#)

[Static Code](#)

[Metrics Report](#)

[Code](#)

[Replacements](#)

[Report](#)

[Coder](#)

[Assumptions](#)

Generated Code

[-] Main file

[ert_main.c](#)

[-] Model files

[HillyCond.c](#) (2)

Highlight
code for

<<

<

1 of 2

>

>>

Remove

File: [rtwtypes.h](#)

```
1  /*
2   * File: rtwtypes.h
3   *
4   * Code generated for Simulink model 'HillyCond'.
5   *
6   * Model version           : 1.58
7   * Simulink Coder version   : 9.5 (R2021a) 14-
8   * C/C++ source code generated on : Sun Aug 11 15:19
9   *
10  * Target selection: ert.tlc
11  * Embedded hardware selection: Intel->x86-64 (Wind
12  * Code generation objectives: Unspecified
13  * Validation result: Not run
14  */
15
16  #ifndef RTWTYPES_H
17  #define RTWTYPES_H
18
19  /* Logical type definitions */
20  #if (!defined(__cplusplus))
21  #ifndef false
22  #define false                (0U)
23  #endif
24
```