

# 3C7 DIGITAL SYSTEMS DESIGN LABORATORY

# Assignment 1

Department of Electronic and Electrical Engineering (e-Report submission)



# Description:

• Implement Mini ALU using previous lab elements and test it on Basys3 board (no. 60).

### MINI ARITHMETIC LOGIC UNIT (MINI-ALU)

You need to design, write/modify the Verilog modules for, and test a "mini" arithmetic logic unit. An arithmetic logic unit (ALU) performs combinatorial logic, implementing arithmetic functions. A typical ALU has a wide range of functionality from addition to bit shifting. Your ALU will provide a narrow range of functions performed on two 6-bit inputs A and B. A and B are in 2's complement format. The output of the ALU is a 6-bit number X, also in 2's complement form as appropriate, and the input fxn controls the output as follows:

fxn	X[5:0]
000	A
001	В
010	-A
011	-В
100	A>=B (is A greater than or equal to B)
101	A^B (Bitwise exclusive OR)
110	A+B
111	A-B

Submitted by:

Rohan Taneja 19323238

Submission Date: 12/03/2020

### 1. Implementation

The implementation of Mini Arithmetic Logical Unit onto the Basys3 required initialization with multiple modules. Taken from previous Labs, the module such as eq1, eq2, 6bit\_ripple\_adder, and full\_adder. Now, I implemented the design further with addition of two more modules not6 (sub module not1 – for singular bit), and xor6 (sub module xor1 – for singular bit).

#### 2. Simulations:

This section is divided in into further eight cases of functional selection of ALU to operate as defined is description taken from Assignment 1.

The test vector used are as follows:

```
//test vector 3
//test vector 1
                                                                      //test vector 5
                                   A = 6'b110010;
                                                                      A = 6'b001000;
A = 6'b000100;
                                   B = 6'b0000000;
                                                                      B = 6'b000110;
B = 6'b001000;
# 100;
                                   # 100;
                                                                      # 100;
//test vector 2
                                   //test vector 4
                                                                      //test vector 6
                                   A = 6'b010010;
A = 6'b000110;
                                                                      A = 6'b011000;
                                   B = 6'b001000;
B = 6'b010001;
                                                                      B = 6'b000100;
# 100:
                                   # 100;
                                                                      # 100;
```

Case 0: fxn = b'000



Fig 2.0 – display A waveform

Case 1: fxn = b'001




Fig 2.1 – display B waveform

#### Case 2: fxn = b'010




Fig 2.2 – display -A (2's compliment) waveform – radix set to binary

### Case 3: fxn = b'011

							600.000 ns
Name	Value	0 ns	100 ns	200 ns	300 ns	400 ns	500 ns
tanejar's TB							
> <b>W</b> A[5:0]	18	04	06	32	12	08	18
> <b>W</b> B[5:0]	000100	001000	010001	000000	001000	000110	000100
> 💆 fxn[2:0]	3				3		
> ₩ X[5:0]	111100	111000	101111	000000	111000	111010	111100

Fig 2.3 – display -B (2's compliment) waveform – radix set to binary

### Case 4: fxn = b'100




Fig 2.4 - display A>=B waveform

### Case 5: fxn = b'101




Fig 2.5 – display A^B (bitwise XOR) waveform – radix set to binary

### Case 6: fxn = b'110




Fig 2.6 – display A+B waveform – radix set to unsigned decimal

### Case 7: fxn = b'111

							600.000 ns
Name	Value	0 ns	100 ns	200 ns	300 ns	400 ns	500 ns
tanejar's TB							
> W A[5:0]	24	4	6	50	18	8	24
> W B[5:0]	4	8	17	0	8	6	4
> W fxn[2:0]	7				,		
> <b>W</b> X[5:0]	20	-4	-11	-14	10	2	20

Fig 2.7 – display A-B waveform – radix set to signed decimal

#### 3. Sources:

The project created as **assign1\_tanejar** has the following components:

The Design source consist of mini\_alu module which inherits properties of other instantiations of modules such as

- inv A,
- inv B,
- A\_greq\_B,
- A xor B,
- A\_plus\_B,
- A\_minus\_B.

The expanded testbench is the simulation source. Which is tested on the Vivado software and represented with waveform in the simulations.

The expanded design sources are the implemented modules used in the project consisting of all the modules mentioned and the inherited modules with them.

The Testbench is set to simulation only to prevent error while compiling the implementation and bitstream generation.

The file directory structure is mentioned in the next page.






Fig 3.2 – Project – Design Sources

### The file directory used is as follows:




Fig 3.3 – File Directory with the source files used

This constitutes every module used to generate the bitstream. Previously implemented geq2 from Lab B and 6bit\_ripple\_adder from Lab C inclusive of provided module was useful in the implementation of this assignment.




Fig 3.4 – Generated Bitstream for the implementation

# 4. Schematics Generated:






Fig 4.1 - Elaborated Design – generated on assign1\_tanejar





 $Fig~4.2-Implemented~Package-generated~on~assign1\_tanejar$ 

Fig 4.3 – Implemented Device




Fig 4.4 – Implemented Schematic – generated on assign1\_tanejar

### 5. Code Snippets:

The code snippets to new modules created other than ones from previous Lab B, and C are as follows-

C:/3C7/assign1\_tanejar/src/mini\_ALU.v

```
Q 🛗 🛧 🥕 🐰 🛅 🛍 🗙 // 🖩 🗘
   // THIS MODULE IMPLEMENTS THE ALU BY CALLING OTHER MODULES FOR EACH FUNCTION
2 🖯 module mini alu
 3
        (
 4
        input wire [5:0] a, b, // 6-bit - inputs a,b
        input wire [2:0] fxn, // 3-bit - input fxn
 5
                               // 6-bit - output x
 6
        output reg [5:0] x
 7
8
        wire [5:0] invA, invB, AxorB, AplusB, AminusB; //TEMPORARY 6-BIT WIRES FOR THE OUTPUT OF EACH MODULE
9
10
                     //TEMPORARY 1-BIT VARIABLE FOR THE 1-BIT OUTPUT OF THE >= CIRCUIT
        wire AgregB;
11
12
        // instantiation to modules
13
       not6 inv_A (.x(a), .invx(invA)); // X = -A
14
       not6 inv_B (.x(b), .invx(invB)); // X = -B
15
       geq6 A_greq_B (.i0(a), .i1(b), .two_comp_greq(AgreqB)); // X = A >= B
16
       xor6 A_xor_B (.x(a), .y(b), .xor_6(AxorB)); // X = A ^ B
17
        ripple_adder A_plus_B (.in_x(a), .y(b), .sel(0), .sum(AplusB)); // X = A + B
        ripple_adder A_minus_B (.in_x(a), .y(b), .sel(1), .sum(AminusB)); // X = A - B
18
19
20
        // control for fxn call
21 🖯
        always @(*)
22 🖨
        begin
          if (fxn == 3'b000) {x} = {a};
23
                                                             //X = A
24
           if (fxn == 3'b001) {x} = {b};
                                                             //X = B
           if (fxn == 3'b010) {x} = {invA};
                                                             // X = -A
           if (fxn == 3'b011) {x} = {invB};
                                                             //X = -B
26
27
       if (fxn == 3'b100) {x[5:1], x[0]} = {0, AgreqB}; // X = A >= B - light up lsb
28
           if (fxn == 3'b101) {x} = {AxorB};
                                                            //X = A ^B
                                                             // X = A + B
           if (fxn == 3'b110) \{x\} = \{AplusB\};
29
           if (fxn == 3'b111) {x} = {AminusB};
                                                             //X = A - B
30
31 🖨
        end
32 @ endmodule
```

Fig 5.1 – mini\_ALU module – with instantiation of modules

```
1
    // THIS MODULE CALCULATES THE 2'S COMPLEMENT INVERSE OF THE 6-BIT INPUT
2
3 🖯 module not6
       // I/0:
4
        ( input wire [5:0] x,
           output wire [5:0] notx,
7
           output wire [5:0] invx
8
       );
                                                           1 // THIS MODULE INVERTS THE 1-BIT INPUT
        wire p = 000001;
9
                                                           2
10
        not1 not1_bit0 (.i(x[0]), .noti(notx[0]));
                                                           3 module not1
        not1 not1_bit1 (.i(x[1]), .noti(notx[1]));
11
                                                           4
                                                                   ( input wire i,
12
        not1 not1_bit2 (.i(x[2]), .noti(notx[2]));
                                                           5
                                                                         output wire noti
       not1 not1_bit3 (.i(x[3]), .noti(notx[3]));
13
       not1 not1_bit4 (.i(x[4]), .noti(notx[4]));
                                                           6
14
                                                                    );
       not1 not1_bit5 (.i(x[5]), .noti(notx[5]));
                                                           7
                                                                    assign noti = ~i;
16
        assign invx = notx + p;
                                                           8 endmodule
17 endmodule
```

Fig 5.2 – not6 module for 2's compliment of the input with dependency not1

```
// THIS MODULE PERFORMS A BITWISE XOR ON TWO 6-BIT INPUTS USING THE 1-BIT XOR MODULES
 2 🖯 module xor6
 3
 4
         input wire [5:0] x, y,
 5
        output wire [5:0] xor 6
 6
        );
                                                                   1 // THIS MODULE PERFORMS A BITWISE XOR
 7
        // bitwise xor of 6-bit inputs using 1-bit xor modules
                                                                   2 - module xor1
 8
        xor1 xor_bit0 (.i0(x[0]), .i1(y[0]), .xor_1(xor_6[0]));
                                                                  3
                                                                          (
 9
        xor1 xor bit1 (.i0(x[1]), .i1(y[1]), .xor 1(xor 6[1]));
                                                                  4
                                                                           input wire i0, i1,
        xor1 xor bit2 (.i0(x[2]), .i1(y[2]), .xor 1(xor 6[2]));
10
                                                                  5
                                                                           output wire xor 1
11
        xor1 xor bit3 (.i0(x[3]), .i1(y[3]), .xor 1(xor 6[3]));
                                                                          ) :
                                                                          // bitwise xor of two input bits
12
         xor1 xor_bit4 (.i0(x[4]), .i1(y[4]), .xor_1(xor_6[4]));
                                                                           assign xor_1 = i0 ^ i1;
         xor1 xor_bit5 (.i0(x[5]), .i1(y[5]), .xor_1(xor_6[5]));
13
                                                                   9
14
                                                                  10 endmodule
15 endmodule
```

Fig 5.3 – xor6 module for bitwise XOR operation of the input with dependency xor1

```
1 O // THIS MODULE ALLOWS FOR THE 8-BIT >= CIRCUIT TO BE USED AS A 6-BIT 2'S COMPLEMENT >= CIRCUIT
     // THE INPUTS TO THE CIRCUIT ARE THE TWO 2'S COMPLEMENT 6-BIT INPUTS TO THE ALU
     // THESE 6-BIT INPUTS ARE TURNED INTO 8-BIT INPUTS AND ARE PASSED TO THE 8-BIT >= CIRCUIT
4 \stackrel{\leftarrow}{\ominus} // the 1-bit output of the >= circuit and the msb of each 6-bit input are used to generate a 1-bit output signal
6 🖯 module geq6
8
         input wire [5:0] i0, i1,
9
        output wire two_comp_greq
10
11
         //TEMPORARY WIRES FOR USING 6-BIT INPUTS TO ALU AS 8-BIT INPUTS TO THE >= CIRCUIT
12
13
         wire [7:0] A8, B8;
14
         //temporary variables for storing the msb of each 6-bit input for use in 2's complement comparison, along with the 1-bit comparator result
15
         wire msbA, msbB, out;
        assign msbA = i0[5];
16
17
        assign msbB = i1[5];
18
19
         //FOR EACH 8-BIT INPUT FOR THE >= CIRCUIT, LET BITS 0->5 = THE 6-BIT INPUT TO THE ALU AND LET THE OTHER BITS =0
20
         assign A8[7:6] = 0;
21
         assign A8[5:0] = i0;
         assign B8[7:6] = 0:
23
        assign B8[5:0] = i1;
24
25
         //PASS THESE CREATED 8-BIT NUMBERS TO THE 8-BIT >= CIRCUIT
26
         eq8 A GREQ B (.c(A8), .d(B8), .greq(out));
         //USING THE MSB OF EACH INPUT TO THE ALU AND THE RESULT OF THE >= CIRCUIT, THIS NOW WORKS AS A 2'S COMPLEMENT COMPARATOR
29
         assign two_comp_greq = ~msbA & out | ~msbA & msbB | msbB & out;
31 
opha endmodule
```

Fig 5.4 – geq6 – using eq8 i.e. 8-bit comparator to check A >= B operation for 2 inputs

The following images constitutes the constraints for the Basys3 Board implementation. The implementation is further explained the demo section.

```
1 ## Switches
    set property PACKAGE PIN V17 [get ports {a[0]}]
    set property IOSTANDARD LVCMOS33 [get ports {a[0]}]
 4
   set property PACKAGE_PIN V16 [get ports {a[1]}]
   set property IOSTANDARD LVCMOS33 [get ports {a[1]}]
    set property PACKAGE_PIN W16 [get ports {a[2]}]
 6
7
    set property IOSTANDARD LVCMOS33 [get ports {a[2]}]
8
    set property PACKAGE PIN W17 [get ports {a[3]}]
9
   set property IOSTANDARD LVCMOS33 [get ports {a[3]}]
10 set property PACKAGE_PIN W15 [get ports {a[4]}]
    set property IOSTANDARD LVCMOS33 [get ports {a[4]}]
   set property PACKAGE_PIN V15 [get ports {a[5]}]
12
13
   set property IOSTANDARD LVCMOS33 [get ports {a[5]}]
14
15
    set property PACKAGE PIN W14 [get ports {b[0]}]
16
    set property IOSTANDARD LVCMOS33 [get ports {b[0]}]
    set property PACKAGE PIN W13 [get ports {b[1]}]
17 '
18 set property IOSTANDARD LVCMOS33 [get ports {b[1]}]
    set property PACKAGE PIN V2 [get ports {b[2]}]
19
20
    set_property IOSTANDARD LVCMOS33 [get_ports {b[2]}]
21
   set property PACKAGE_PIN T3 [get ports {b[3]}]
22 set property IOSTANDARD LVCMOS33 [get ports {b[3]}]
23
    set property PACKAGE PIN T2 [get ports {b[4]}]
    set property IOSTANDARD LVCMOS33 [get_ports {b[4]}]
24
25
    set property PACKAGE PIN R3 [get ports {b[5]}]
    set property IOSTANDARD LVCMOS33 [get_ports {b[5]}]
26
27
28
    set property PACKAGE_PIN U1 [get ports {fxn[0]}]
29
    set property IOSTANDARD LVCMOS33 [get ports {fxn[0]}]
30 | set_property PACKAGE_PIN T1 [get_ports {fxn[1]}]
31
    set property IOSTANDARD LVCMOS33 [get ports {fxn[1]}]
    set_property PACKAGE_PIN R2 [get_ports {fxn[2]}]
32
    set property PACKAGE_PIN U16 [get ports {x[0]}]
    set property IOSTANDARD LVCMOS33 [get ports {x[0]}]
37
    set property PACKAGE PIN E19 [get ports {x[1]}]
    set property IOSTANDARD LVCMOS33 [get ports {x[1]}]
39
40
    set property PACKAGE PIN U19 [get ports {x[2]}]
41 | set_property IOSTANDARD LVCMOS33 [get_ports {x[2]}]
    set property PACKAGE_PIN V19 [get ports {x[3]}]
43
   set property IOSTANDARD LVCMOS33 [get_ports {x[3]}]
44 | set property PACKAGE PIN W18 [get ports {x[4]}]
45 | set property IOSTANDARD LVCMOS33 [get ports {x[4]}]
46 set property PACKAGE PIN U15 [get ports {x[5]}]
47 | set_property IOSTANDARD LVCMOS33 [get_ports {x[5]}]
```

Fig 5.4 – Constraints file implementation for Basys3 board

# 6. Demonstration (DEMO):

Before demonstration I would like to mention that I have implemented this using previous Lab components which I have attached including the modifications applied to them. My previous submissions are present on Blackboard.

Configuration Device: Basys3 (xc7a35tcpg236-1)

Target Language: Verilog




Fig 6.0 – Sample Basys3 Board

As mentioned in the constraint's implementation is defined as follows:

	SWITCHES - <u>INPUT</u>							
V17 (LSB)			<u>A[0]</u>	W14 (LSB)		<u>B[0]</u>		
V16		<u>A[1]</u>		W13		<u>B[1]</u>		
W16			<u>A[2]</u>	V2			<u>B[2]</u>	
W17		<u>A[3]</u>		ТЗ		<u>B[3]</u>		
W15		<u>A[4]</u>		T2		<u>B[4]</u>		
V15 (MSB)	V15 (MSB) <u>A</u>		<u>A[5]</u>	R3 (MSB)		<u>B[5]</u>		
V1	<u>FX1</u>	<u>v[0]</u>	T1	<u>FXN[1]</u>	R	2	<u>FXN[2]</u>	

The input is taken using the switches assigned. OFF switch returns 0 bit whereas ON switch returns 1 bit.

LEDs - <u>OUTPUT</u>				
U16 (LSB)	<u>X[0]</u>			
E19	<u>X[1]</u>			
U19	<u>X[2]</u>			
V19	<u>X[3]</u>			
W18	<u>X[4]</u>			
U15 (MSB)	<u>X[5]</u>			

The output is generated using the LEDs assigned. OFF led returns 0 bit whereas ON led returns 1 bit.

The expansion of output is slightly different for X[0] assigned to AGREQ which returned when A>=B fxn is triggered. The output lights up X[0] when the condition is satisfied. Shown in the test case.

# Basys3 Board - Test Cases:

Case 0: fxn = b'000




Fig 6.1 – display input A (000110) on board

# Case 1: fxn = b'001




Fig 6.2 – display input B (010001) on board

# Case 2: fxn = b'010




Fig 6.3 – display -A (2's compliment of 000110 = 111010)

# Case 3: fxn = b'011




Fig 6.4 – display -B (2's compliment of 010001 = 101111)

# Case 4: fxn = b'100




Fig 6.5.1 - display A (000110) >= B (010001) i.e. false - U16 doesn't light up




Fig 6.5.2 – display A (000000) >=B (000110) i.e. true – U16 lights up

# Case 5: **fxn = b'101**




Fig 6.6 – display A (010001) ^ B (000110) = (010111)

# Case 6: fxn = b'110




Fig 6.7 – display A (010001) + B (000110) = 010111

### Case 7: **fxn = b'111**




Fig 6.8 – display A (010001) - B (000110) = 110101

#### Conclusion:

Given the test-cases and functionality checks made on the testbench as well as the basys3 board. The implementation of the project with exhaustive testing of every module the mini ALU works well (even tested on edge cases). Each module used is declared. The modules uploaded in previous lab sessions are bit modified and attached to the assignment. I learned a lot more about system designing and implementation using Verilog.

# **Appendix**

Inclusive to LabB\_tanejar, eq8, geq2, eq1, 6bit\_ripple\_adder, full\_adder, and LabC\_tanejar which were presented on time, this submission concludes with attached modules as stated in Fig. 3.3 and mini\_alu.bit for testing on the board.