


# Qspice - Model Generators Guide by KSKelvin

KSKelvin Kelvin Leung

Created on : 10-29-2024  
Last Update : 6-30-2025

# Model Generator and Precaution in using this Guide

- Model Generator
  - Model generators are in File > Model Generator > Diode/JFET/MOSFET
  - Execute one of these model generators, within the subprogram, it has official HELP



- Precaution in using this Guide
  - The model generator appears to still be subject to change. If you are unable to replicate the example provided in this guideline, it may be related to a change in the model generator
  - I cannot guarantee the accuracy of this guideline as it heavily relies on parameter studies through these model generators. This guideline is still in its preliminary status

# Technique in Digitizing Datasheet


---

# Digitize with Crosshair Cursor and Arrow Slight Adjustment

## Step #2 : [Crosshair Cursor]


- Move cursor to this area, **hold** Left mouse button  
Now, the cursor become a crosshair

## TYPICAL PERFORMANCE CURVES




## Step #3 :

- Move crosshair cursor to pdf to digitize lower left corner  
(Can **use arrow key to adjust crosshair position precisely**)
- Release left mouse button and location is digitized
- [Repeat Step #2 and #3 until all points is digitized]



# Useful Technique in using Digitize

To digitize a very small value on a linear scale, use the arrow keys to make fine adjustments to the cursor. Monitor the y-axis value to ensure it is one digit less than the y-axis value of the LowerLeft.



# Diode Model Generator

DIODE.exe

**Diode Model  
Generator**

**Parameters  
Generation**

# Diode Model Generator – Preliminaries Tab

Determine : mfg, lave, Vrev, Eg, tt, Cjo\*\*, BV, IBV, NBV

Rev Recovery Charge       $tt = \frac{\text{Rev Recovery Charge}[C]}{I @ \text{Rev Recovery}}$

Calculate NBV      (formula unknown)

Model Name: 1N4933  
MFG: Vishay **mfg** (display only)  
Current Rating[A]: 1 **lave** (display only)  
Voltage Rating[V]: 100 **Vrev** (display only)  
Technology: Silicon

Rev. Recovery Charge[C]: 400n  
I @ Rev. Recovery Q[A]: 1  
Zero-biased Output Cap[F]: 12p **Cjo \*\***  
Zener Voltage[V]: Infinite **BV**  
Zener Current[A]: 1m **IBV**  
Zener Impedance[Ω]: 100

Help Docs      OK

Silicon

**Eg** = 1.11

**Eg** = 0.69

**Eg** = 0.67

Gallium Nitride(GaN)

**Eg** = 3.47

Siconon Carbide(SiC)

**Eg** = 3.26

Gallium Arsenide(GaAs)


**Eg** = 1.42

**BV, IBV, NBV** will be generated if this box is non-zero

**Cjo** : This only determine Cjo in I-V Curve digitized tab. If Capacitance digitized tab is used, this Cjo will be ignored

# Diode Model Generator – I-V Curve Tab


Determine : Is, N, Rs, TRs1, XTI



\*\* where to digitize point #2 can affect Is and N  
If point #1 and #2 are closer (e.g. at #2a), Is tends to be calculated smaller

# Diode Model Generator – Capacitance Tab

Determine :  $C_{jo}$ ,  $m$ ,  $V_j$



Determine  $C_{jo}$ ,  $m$  and  $V_j$

## **Diode Model Generator**

**Example – Datasheet  
of Onsemi MURS1200**

# Example – Onsemi MURS120 Datasheet to Model Generator

**Qorvo DIODE Model Generator**

Preliminaries I-V Curve Capacitance

MAXIMUM RATINGS		MURS/SURS8/NRVUS			
Rating	Symbol	105T3	110T3	115T3	120T3
Peak Repetitive Reverse Voltage Working Peak Reverse Voltage DC Blocking Voltage	$V_{RPM}$ $V_{RWM}$ $V_R$	50	100	150	200
Continuous Forward Current	$I_{F(DC)}$	1.0 @ $T_L = 159^\circ\text{C}$ 2.0 @ $T_L = 139^\circ\text{C}$			

Model Name: **MURS120**  
 MFG: OnSemi  
 Current Rating[A]: 1  
 Voltage Rating[V]: 200  
 Technology: Silicon  
 Rev. Recovery Charge[C]: 35n  
 I @ Rev. Recovery Q[A]: 1  
 Zero-biased Output Cap.[F]: 45p  
 Zener Voltage[V]: Infinite  
 Zener Current[A]: 1m  
 Zener Impedance[ $\Omega$ ]: 100

Maximum Reverse Recovery Time  
 $(I_F = 1.0 \text{ A}, dI/dt = 50 \text{ A}/\mu\text{s}, V_R = 30 \text{ V})$   
 $(I_F = 0.5 \text{ A}, i_R = 1.0 \text{ A}, I_R \text{ to } 0.25 \text{ A})$

$t_{rr}$

35  
25

Reverse Recovery Time is given at IF=1A
 

- I @ Rev. Recovery = 1A
- Rev. Recovery Charge =  $t_{rr} * IF = 35\text{n}$

Help Docs OK







Figure 3. Typical Capacitance

# Example – Onsemi MURS120 Datasheet to Model Generator



# Example – Onsemi MURS120 Datasheet to Model Generator






Figure 3. Typical Capacitance



## **Diode Model Generator**

**Example – Datasheet  
of Microchip  
APT15D100BCT**

# Example – Microchip APT15D100BCT Datasheet to Model Generator

**Qorvo Diode Model Generator**

Preliminaries I-V Curve Capacitance

MAXIMUM RATINGS		MURS/SURS8/NRVUS			
Rating	Symbol	105T3	110T3	115T3	120T3
Peak Repetitive Reverse Voltage Working Peak Reverse Voltage DC Blocking Voltage	$V_{RPM}$ $V_{RWM}$ $V_R$	50	100	150	200
Continuous Forward Current	$I_{F(DC)}$	1.0 @ $T_L = 159^\circ\text{C}$ 2.0 @ $T_L = 139^\circ\text{C}$			

Model Name: Microsemi  
 MFG: APT15D100BCT  
 Current Rating[A]: 15  
 Voltage Rating[V]: 1000  
 Technology: Silicon  
 Rev. Recovery Charge[C]: 540n  
 $I @ \text{Rev. Recovery } Q[A]$ : 15  
 Zero-biased Output Cap.[F]: 120p  
 Zener Voltage[V]: Infinite  
 Zener Current[A]: 1m  
 Zener Impedance[ $\Omega$ ]: 100

$t_{rr}$  Reverse Recovery Time  
 $Q_{rr}$  Reverse Recovery Charge  
 $I_{RRM}$  Maximum Reverse Recovery Current

$I_F = 15A, \frac{dI_F}{dt} = -200A/\mu\text{s}$   
 $V_R = 667V, T_G = 25^\circ\text{C}$

Help Docs Next





Figure 8. Junction Capacitance vs. Reverse Voltage



# Example – Microchip APT15D100BCT Datasheet to Model Generator

Qspice reference is log plot (y-axis log, x-axis linear),  
marker 1-5 is different if linear plot is used




I<sub>F</sub>, FORWARD CURRENT (A)



Marker 1 to 5 if linear plot is used  
(y-axis and x-axis are both linear)



# Example – Microchip APT15D100BCT Datasheet to Model Generator



# MOSFET Model Generator


MOSFET.exe

# MOSFET Model Generator

## Parameters Generation

# MOSFET Model Generator – Preliminaries Tab

Determine : mfg, Ids, Vds, Qg, Rg, Rds, Rd, Rs, Eg, tt



$$Rd + Rs = Rds(on) \times (Rext \div (Rext + Rchannel))$$

- $Rext = Rd + Rs$  (e.g. bond wire, contact)
- $Rchannel$  is  $Rds$  of MOSFET channel

*Not provided by datasheet, from Mike Engelhardt experience, in ~75% of resistance is contributed by  $Rext$*

$$Rd = Rds(on) \times (Rext \div (Rext + Rchannel)) \times \left( \frac{Rd}{Rd + Rs} \right)$$

$$Rs = Rds(on) \times (Rext \div (Rext + Rchannel)) - Rd$$

*Not provided by datasheet, from Mike experience, Ratio of Rd and Rs from  $Rext$ , approximate by 50%*

Representation:

$$\frac{x}{x+y} \rightarrow 1 : x \gg y$$

$$\frac{x}{x+y} \rightarrow 0 : y \gg x$$

**mfg** (display only)  
**Ids** (display only)  
**Vds** (display only)  
**Qg** (display only)  
**Rg**  
**Ron** (display), but also use to calculate **Rd** and **Rs**

Contribute to Calculation of **RonX** (formula unknown)

$$tt = \frac{\text{Rev Recovery Charge}}{I @ \text{Rev Recovery}}$$

Contribute to Calculation of **Cjo**  
**Cjo + Cgdmax = Zero-biased Output Cap**  
 Capacitance @ 0Vds!

Qorvo MOSFET Model Generator


Preliminaries   Output Characteristics   Body Diode   Gate Charge

Model Name:	IRF630	No effect
MFG:	Vishay	No effect (mfg=<str> display only)
Ids Rating[A]:	9	No effect (Ids=<value> display only)
Vds Rating[V]:	200	No effect (Vds=<value> display only)
Total Gate Charge[C]:	43	No effect (Qg=<value> display only)
Rg[Ω]:	2	Gate Charge : Rg=<value>
Rds(on)[Ω]:	0.2	Output Characteristics
Vgs @ Rds(on)[V]:	10	Output Characteristics
I @ Rds(on)[A]:	5.4	Output Characteristics
Rext ÷ (Rext + Rchannel):	0.75	Output Characteristics
Rd ÷ (Rd + Rs):	0.5	Output Characteristics
Technology:	Silicon	Body Diode
Rev. Recovery Charge[C]:	1.1n	Output Characteristics : tt=<value>
I @ Rev. Recovery Q[A]:	5.9	Output Characteristics : tt=<value>
Zero-biased Output Cap.[F]:	1.5n	Gate Charge

Help Docs   OK

# MOSFET Model Generator – Output Characteristics

Determine : Vto, Kp, Lambda, RonX, eta, Vtotc



Determine Vto, Kp, Lambda, RonX

\*\* Rds, on in preliminaries tab can be used to fine tuning Id vs Vds curve at lower Vds region

\*\* ETA and Vtotc seems to be fixed  
ETA=75m  
Vtotc=-2m

# MOSFET Model Generator – Body Diode

Determine : Is, N, Rs (Rb in MOS), TRs1, XTI




Determine Is, N, Rs

Determine TRs1, XTI  
If Temp set to be identical nominal temperature, force TRs1=0 and XTI=3

\*\* tt and Eg is from Preliminary tab  
\*\* Rs is series resistor in diode model, this will rename to Rb in VDMOS model in Gate Charge tab (**Rs → rename to Rb**)

# MOSFET Model Generator – Gate Charge

Determine : Cgs, Cgmin, Cgdmax, Cjo




**Cjo**=Zero-biased Output Cap (Preliminaries) – Cgdmax (min. value as 0)  
[Cjo is body diode zero-bias capacitance]

## MOSFET Model Generator

Example – Datasheet  
of Vishay IRF630

## Example – Vishay IRF630 Datasheet to Model Generator



# Example – Vishay IRF630 Datasheet to Model Generator





Fig. 1 - Typical Output Characteristics,  $T_C = 25^\circ\text{C}$



# Example – Vishay IRF630 Datasheet to Model Generator






Fig. 7 - Typical Source-Drain Diode Forward Voltage



# Example – Vishay IRF630 Datasheet to Model Generator






Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage

According to Mike, Point #1 and #2 are sampled slightly lower and slightly higher than flat region



## MOSFET Model Generator

Example – pMOS  
DMP3099L

# pMOS DMP3099L – Preliminaries and Output Characteristics

Qorvo MOSFET Model Generator


Preliminaries    Output Characteristics    Body Diode    Gate Charge

Model Name:	DMP3099L
MFG:	Diodes
Ids Rating[A]:	-3
Vds Rating[V]:	-30
Total Gate Charge[C]:	11n
Rg[Ω]:	10.3
Rds(on)[Ω]:	65m
Vgs @ Rds(on)[V]:	10
I @ Rds(on)[A]:	3.8
Rext ÷ (Rext + Rchannel):	0.75
Rd ÷ (Rd + Rs):	0.5
Technology:	Silicon
Rev. Recovery Charge[C]:	10n
I @ Rev. Recovery Q[A]:	2
Zero-biased Output Cap.[F]:	300p

\*\* All numbers should be positive even if modeling a P-polarity device



Help Docs    Next

Display ONLY  
Can put -ve  
number in here



P-MOS Vgs definition is -ve  
(accept +ve or -ve as absolute number is used in here for model generation)

# pMOS DMP3099L – Body Diode and Gate Charge




# MOSFET Model Generator


**Effect of Parameters  
in Preliminaries Sheet**

# Effect of $R_{ext} \div R_{ext} + R_{channel}$


- $R_{ext} \div R_{ext} + R_{channel}$ 
  - Infineon IPB107N20N3G as example
  - Value = 0.75
    - .model IPB107N20N3G VDMOS Rs=3.6m Rd=3.6m Vto=3.84 Kp=294 Lambda=0.167 RonX=0.243
  - Value = 0.85
    - .model IPB107N20N3G VDMOS Rs=4.08m Rd=4.08m Vto=3.88 Kp=379 Lambda=0.197 RonX=0.318
  - Value = 0.95
    - .model IPB107N20N3G VDMOS Rs=4.56m Rd=4.56m Vto=3.92 Kp=505 Lambda=0.241 RonX=0.727
  - Adjusting the ratio of external and channel resistance affects the width ohmic region




$R_{ext} \div R_{ext} + R_{channel} = 0.75$  (default)



$R_{ext} \div R_{ext} + R_{channel} = 0.85$  (default)



$R_{ext} \div R_{ext} + R_{channel} = 0.95$  (default)




# MOSFET Model Generator

## Effect of Model Parameters

# #1 : Output Characteristic – Rs, Rd


Qspice : Sensitivity Study - Output Characteristic.qsch



Rs

```
.dc V1 0.1 50 1m V2 list 4.5 5  
.model IRF630 VDMOS Rs=0.15*chg Rd=0.15  
+ Vto=4.08 Kp=5.63 Lambda=3.85m  
+ RonX=0.348 eta=75m Vtotc=-2m tt=0.186
```



```
;multiple chg (*chg)  
.step param chg list 0.5 1 1.5
```



Rd


```
.dc V1 0.1 50 1m V2 list 4.5 5  
.model IRF630 VDMOS Rs=0.15*chg Rd=0.15*chg  
+ Vto=4.08 Kp=5.63 Lambda=3.85m  
+ RonX=0.348 eta=75m Vtotc=-2m tt=0.186
```

```
;multiple chg (*chg)  
.step param chg list 0.5 1 1.5
```



Id(M1)

Effect of Rs




Id(M1)

Effect of Rd

# #1 : Output Characteristic – Vto, Kp, Lambda


Qspice : Sensitivity Study - Output Characteristic.qsch



Vto

```
.dc V1 0.1 50 1m V2 list 4.5 5  
.model IRF630 VDMOS Rs=0.15 Rd=0.15  
+ Vto=4.08*chg Kp=5.63 Lambda=3.85m  
+ RonX=0.348 eta=75m Vtotc=-2m tt=0.186
```


```
;multiple chg (*chg)  
.step param chg list 0.98 1 1.02
```



Kp

```
.dc V1 0.1 50 1m V2 list 4.5 5  
.model IRF630 VDMOS Rs=0.15 Rd=0.15  
+ Vto=4.08 Kp=5.63*chg Lambda=3.85m  
+ RonX=0.348 eta=75m Vtotc=-2m tt=0.186
```




```
;multiple chg (*chg)  
.step param chg list 0.8 1 1.2
```



Lambda


```
.dc V1 0.1 50 1m V2 list 4.5 5  
.model IRF630 VDMOS Rs=0.15 Rd=0.15  
+ Vto=4.08 Kp=5.63 Lambda=3.85m*chg  
+ RonX=0.348 eta=75m Vtotc=-2m tt=0.186
```

```
;multiple chg (*chg)  
.step param chg list 0.5 1 1.5
```



# #1 : Output Characteristic – RonX


Qspice : Sensitivity Study - Output Characteristic.qsch



RonX


```
.dc V1 0.1 50 1m V2 list 4.5 5
.model IRF630 VDMOS Rs=0.15 Rd=0.15
+ Vto=4.08 Kp=5.63 Lambda=3.85m
+ RonX=0.348*chg eta=75m Vtotc=-2m tt=0.186
```

;multiple chg (\*chg)  
.step param chg list 0.8 1 1.2




# #2 : Bode Diode – XTI, trs1 (Temperature Effect)

Qspice : Sensitivity Study - Body Diode.qsch






```
.dc V1 0.5 1.5 1m  
;temp 25 150  
.model IRF630 D Is=785p N=1.33849 Rs=21m Eg=1.11  
+ XTI=4.53261*chg Tnom=25 trs1=3.56m tt=0.186  
+ mfg="Vishay" Vrev=200 Iave=9  
  
;multiple chg (*chg)  
.step param temp list 25 150 param chg list 0.5 1 1.5
```

XTI




```
.dc V1 0.5 1.5 1m  
;temp 25 150  
.model IRF630 D Is=785p N=1.33849 Rs=21m Eg=1.11  
+ XTI=4.53261 Tnom=25 trs1=3.56m *chg tt=0.186  
+ mfg="Vishay" Vrev=200 Iave=9  
  
;multiple chg (*chg)  
.step param temp list 25 150 param chg list 0.5 1 1.5
```

trs1




# #2 : Bode Diode – Is, N, Rs (Rb in MOS)

Qspice : Sensitivity Study - Body Diode.qsch




```
.dc V1 0.5 1.5 1m
;temp 25 150
.model IRF630 D Is=785p*chg N=1.33849 Rs=21m Eg=1.11
+ XTI=4.53261 Tnom=25 trs1=3.56m tt=0.186
+ mfg="Vishay" Vrev=200 Iave=9
;multiple chg (*chg)
.step param temp list 25 150 param chg list 0.5 1 1.5
```

Is






```
.dc V1 0.5 1.5 1m
;temp 25 150
.model IRF630 D Is=785p N=1.33849*chg Rs=21m Eg=1.11
+ XTI=4.53261 Tnom=25 trs1=3.56m tt=0.186
+ mfg="Vishay" Vrev=200 Iave=9
;multiple chg (*chg)
.step param temp list 25 150 param chg list 0.8 1 1.2
```

N



```
.dc V1 0.5 1.5 1m
;temp 25 150
.model IRF630 D Is=785p N=1.33849 Rs=21m*chg Eg=1.11
+ XTI=4.53261 Tnom=25 trs1=3.56m tt=0.186
+ mfg="Vishay" Vrev=200 Iave=9
;multiple chg (*chg)
.step param temp list 25 150 param chg list 0.8 1 1.2
```


Rs (Rb in MOS)



# #3 : Gate Charge – Cgs, Cgdmin, Cgdmax


Qspice : Sensitivity Study - Gate Charge.qsch

Ggs




```
.tran 0.05
.ic V(G)=0
.model IRF630 VDMOS Rs=0.15 Rd=0.15 Rg=2 Vto=4.08 Kp=5.63
+ lambda=3.85m RonX=0.348 eta=75m Vtgc=-2m Is=785p N=1.33849
+ Rb=21m Eg=1.11 XTI=4.53261 trb1=3.56m Cgs=668p*Cgh Cgdmin=133p
+ Cgdmax=1.57n Cjo=0 tt=0.186 Tnom=25 mfg="Vishay" Vds=200
+ Ids=9 Ron=0.4 Qg=43n
```

Ggdmin






```
.tran 0.05
.ic V(G)=0
.model IRF630 VDMOS Rs=0.15 Rd=0.15 Rg=2 Vto=4.08 Kp=5.63
+ lambda=3.85m RonX=0.348 eta=75m Vtgc=-2m Is=785p N=1.33849
+ Rb=21m Eg=1.11 XTI=4.53261 trb1=3.56m Cgs=668p Cgdmin=133p*Cgh
+ Cgdmax=1.57n Cjo=0 tt=0.186 Tnom=25 mfg="Vishay" Vds=200
+ Ids=9 Ron=0.4 Qg=43n
```

Ggdmax




```
.tran 0.05
.ic V(G)=0
.model IRF630 VDMOS Rs=0.15 Rd=0.15 Rg=2 Vto=4.08 Kp=5.63
+ lambda=3.85m RonX=0.348 eta=75m Vtgc=-2m Is=785p N=1.33849
+ Rb=21m Eg=1.11 XTI=4.53261 trb1=3.56m Cgs=668p Cgdmin=133p
+ Cgdmax=1.57n*Cgh Cjo=0 tt=0.186 Tnom=25 mfg="Vishay" Vds=200
+ Ids=9 Ron=0.4 Qg=43n
```



# #3 : Gate Charge – Rs, Vto, Kp (from Output Characteristic Parameters)


Qspice : Sensitivity Study - Gate Charge.qsch

Rs




.step param chg list 0.5 1 1.5

Vto






.step param chg list 0.9 1 1.1

Kp




.step param chg list 0.5 1 1.5



# #3 : Gate Charge – Rs, Vto, Kp (from Output Characteristic Parameters)

Qspice : Sensitivity Study - Gate Charge.qsch

RonX



.tran 0.05

.ic V(G)=0


.model IRF630 VDMOS Rs=0.15 Rd=0.15 Rg=2 Vto=4.08 Kp=5.63

+ lambda=3.85m RonX=0.348\*chg gta=75m Vtotc=-2m Is=785p N=1.33849

+ Rb=21m Eg=1.11 XTI=4.53261 trb1=3.56m Cgs=668p Cgdmin=133p


+ Cgdmax=1.57n Cjo=0 tt=0.186 Tnom=25 mfg="Vishay" Vds=200

+ Ids=9 Ron=0.4 Qg=43n



# Waveform Viewer Color Configuration for Sensitivity Study

- In sensitivity study, as triple sweep is used in Output Characteristic and Body Diode, color trace in waveform viewer is setup as
  - Data Trace 1 Color : [0,255,0]
  - Data Trace 2 Color : [0,255,0]
  - Data Trace 3 Color : [0,63,255]
  - Data Trace 4 Color : [0,63,255]
  - Data Trace 5 Color : [255,63,0]
  - Data Trace 6 Color : [255,63,0]





## MOSFET Model Generator

Example – Recreate  
from a model

# Determine Rds(on), Vgs, Idrain @ Rds(on) and Rext÷(Rext+Rchannel)

Qspice : Preliminaries (Rdson Vgs Idrain and Rext).qsch

- Rext : Rd + Rs
  - Rds(on) is basically consist of Rext (external resistance : Rd, Rs) and Rchannel (channel resistance)
  - To estimate Rext, fully turn ON a FET model with extreme gate-source voltage, which minimized Rchannel and Rds(on) is dominated by Rext
  - In this example,  $Rs+Rd=Rext=39.8m\Omega$ . And by extreme gate-source,  $Rext=40.6m\Omega$



- Now put,
  - $Rds(on) = 53.2m\Omega$
  - $Vgs @ Rds(on) = 5V$
  - $Idrain @ Rds(on) = 1A$
  - $Rext = Rs+Rd = 40.6m\Omega$
  - $Rchannel@Rds(on) = Rds(on) - Rext = 53.2m\Omega - 40.6m\Omega = 12.6m\Omega$
  - $Rext \div (Rext+Rchannel) = 40.6\Omega / (40.6\Omega + 12.6\Omega) = 0.763\Omega$

# Determine $R_g$ from a MOSFET Model

Qspice : Preliminaries - Rg.qsch

- $R_g$ 
  - $R_g$  is series resistance in gate
  - $R_g$  can be identified with ac analysis and only read the real part with Cartesian representation
  - Now, put
    - $R_g = \text{value of } Z_r()$

