


1

# 類方形單晶片

## 類方形單晶片



類方形單晶片為高效能太陽能應用裝置提供了最理想方案。25 年以上的精湛半導體技術使我們能夠確保每一片單晶片都有優秀的晶體結構並且展現一流的成效。

	M2	UNIT
Diameter	210±0.25	
Square Length	156.75±0.25	mm
Angle Length	8.5±0.5	mm
Ingot Growing Method	CZ	
Dopant Type	Boron	



	M2	UNIT
Conductivity	P	
Orientation	$\langle 100 \rangle \pm 3^\circ$	
Resistivity	0.5-1.5	Ohm.cm
Thickness	180+20/-10 175+20/-10 170+20/-10	um
	G1	UNIT
Diameter	223±0.25	
Square Length	158.75±0.25	mm
Angle Length	1.07±0.5	mm
Ingot Growing Method	CZ	
Dopant Type	Boron	
Conductivity	P	
Orientation	$\langle 100 \rangle \pm 3^\circ$	
Resistivity	0.5-1.5	Ohm.cm
Thickness	180+20/-10 175+20/-10 170+20/-10	um

新聞與活動 (<https://www.saswafer.com/news-events/>)

新聞訊息(<https://www.saswafer.com/category/news/>)  
活動訊 息 (<https://www.saswafer.com/category/activity-message/>)

關於中美矽晶 (<https://www.saswafer.com/about-info/>)

公司簡介(<https://www.saswafer.com/profile-tw/>)  
大事紀(<https://www.saswafer.com/history-tw/>)  
經營理 念 (<https://www.saswafer.com/company-conception-tw/>)  
願景與使 命 (<https://www.saswafer.com/vision-and-mission-tw/>)  
企業集團(<https://www.saswafer.com/group-tw/>)



**產品與製程**  
(<https://www.saswafer.com/products-and-processes/>)

產品(<https://www.saswafer.com/product-list/>)

製程(<https://www.saswafer.com/process-list/>)

太陽能電廠([https://www.saswafer.com/about\\_sas-sunrise/](https://www.saswafer.com/about_sas-sunrise/))

聯絡窗口(<https://www.saswafer.com/contact/>)

**客戶服務**  
(<https://www.saswafer.com/%e5%ae%a2%e6%88%b6%e6%9c%8d%e5%8b%99/>)

**企業社會責任**  
(<https://www.saswafer.com/corporate-social-responsibility/>)

企業社會責任實 (https://www.saswafer.com/operators-  
踐 words/)

利害關係 (<https://www.saswafer.com/corporate-social-responsibility-practice/stakeholder-area/>)

資 (https://www. 福  
訊 (https://www.saswafer.com/%e8%b3%87%e8%a8%8a%e4%b8%ad%e5%bf%83/) 利  
士

環安衛系 (https://www.saswafer.com/ehs-management-system/)

肯定與(https://www.saswafer.com/%e8%82%af%e5%ae%9a%e8%88%87%e6%a6%ae%e8%ad%bd/)榮耀

聯絡窗口(<https://www.saswafer.com/contact-2/>)

**投資人專區**  
(<https://www.saswafer.com/investor-page/>)

公司治 (<https://www.saswafer.com/investor-page/corporate-governance/>)

財務資訊(<https://www.saswafer.com/fc-new/>)

重大訊息 (<https://www.saswafer.com/investor-page/investors-news/>)

股東服務 (<https://www.saswafer.com/investor-page/shareholder-service/>)

人才招募 (<https://www.saswafer.com/human/>)

求  
才  
訊  
息

員  
工  
福


活動花絮 (https://www.saswafer.com/category/activity-highlights/)

交通資訊(<https://www.saswafer.com/traffic-information/>)

2

# 高效能多晶片

## 高效能多晶片



我們的高效能多晶片樹立了業界的高品質典範。領先的製程技術以及嚴謹的檢驗規範維持產品最高水準。高效能多晶片為我們的主要產品，已獲國際一線廠商矚目並持續使用。

	GENRAL SPEC.	UNIT
Square Length	157.00±0.25	mm
Chord Length	0.5-2	mm
Dopant Type	Boron	
Conductivity	P	
Resistivity	0.5-3	Ohm.cm
Thickness	180+/-20,200+/-20 um	

新聞訊息(<https://www.saswafer.com/category/news/>)  
活動訊息 (<https://www.saswafer.com/category/activity-message/>)

公司簡介(<https://www.saswafer.com/profile-tw/>)  
大事紀(<https://www.saswafer.com/history-tw/>)  
經營理念 (<https://www.saswafer.com/company-conception-tw/>)  
願景與使命 (<https://www.saswafer.com/vision-and-mission-tw/>)  
企業集團(<https://www.saswafer.com/group-tw/>)  
獎項與榮譽(<https://www.saswafer.com/remarkable-tw/>)

## 產品與製程 (<https://www.saswafer.com/products-and-processes/>)

產品(<https://www.saswafer.com/product-list/>)  
製程(<https://www.saswafer.com/process-list/>)  
太陽能電廠([https://www.saswafer.com/about\\_sas-sunrise/](https://www.saswafer.com/about_sas-sunrise/))  
聯絡窗口(<https://www.saswafer.com/contact/>)

## 客戶服務 (<https://www.saswafer.com/%e5%ae%a2%e6%88%b6%e6%9c%8d%e5%8b%99/>)

## 企業社會責任 (<https://www.saswafer.com/corporate-social-responsibility/>)

企業社會責任實踐 (<https://www.saswafer.com/operators-words/>)  
利害關係人專區 (<https://www.saswafer.com/corporate-social-responsibility-practice/stakeholder-area/>)  
資訊中心(<https://www.saswafer.com/%e8%b3%87%e8%a8%8a%e4%b8%ad%e5%bf%83/>)  
環安衛系統 (<https://www.saswafer.com/ehs-management-system/>)  
肯定與榮耀(<https://www.saswafer.com/%e8%82%af%e5%ae%9a%e8%88%87%e6%a6%ae%e8%ad%bd/>)  
聯絡窗口(<https://www.saswafer.com/contact-2/>)

## 投資人專區 (<https://www.saswafer.com/investor-page/>)

公司治理 (<https://www.saswafer.com/investor-page/corporate-governance/>)  
財務資訊(<https://www.saswafer.com/fc-new/>)  
重大訊息 (<https://www.saswafer.com/investor-page/investors-news/>)  
股東服務 (<https://www.saswafer.com/investor-page/shareholder-service/>)

## 人才招募 (<https://www.saswafer.com/human/>)

求才訊息  
員工福利(<https://www.saswafer.com/%e6%b1%82%e6%89%8d%e8%a8%8a%e4%b8%ad%e5%bf%83/>)  
活動花絮 (<https://www.saswafer.com/category/activity-highlights/>)  
交通資訊(<https://www.saswafer.com/traffic-information/>)

3



# Development of Heterojunction Back Contact Si Solar Cells

Junichi Nakamura, Naoki Asano, Takeshi Hieda, Chikao Okamoto, Hiroyuki Katayama, and Kyotaro Nakamura

**Abstract**—An energy conversion efficiency of 25.1% was achieved in heterojunction back contact (HBC) structure Si solar cell utilizing back contact technology and an amorphous silicon thin-film technology. A new patterning process was established, and it was applied to the fabrication process of HBC cells. In addition, the unique technology of the surface mount technology concept contributed to the superior performance of HBC cell. A short-circuit current density ( $J_{sc}$ ) and an open-circuit voltage ( $V_{oc}$ ) were 41.7 mA/cm<sup>2</sup> and 736 mV, respectively. The high  $J_{sc}$  as well as the high  $V_{oc}$  indicates the strength of HBC structure cell. Besides, a high fill factor of 0.82 was obtained, which shows that HBC structure cell does not have any fundamental critical losses caused from series resistance or shunt resistance. Such high values of  $I$ - $V$  parameter means that the patterning process was properly performed.

**Index Terms**—Back contact (BC), cell efficiency, heterojunction, patterning process, solar cell.

## I. INTRODUCTION

IN order to achieve the so-called grid parity, it is necessary to reduce the cost of a solar power system including cell and module costs. Actually, the module cost is not necessarily the largest part of the total cost of an electrical power generation system. Therefore, it is important to enhance the energy conversion efficiency in order to decrease a total power generation cost including the costs of power conditioning subsystems, balance of systems, and so on.

For enhancing the conversion efficiency of crystalline Si-based solar cells, several concepts of cell structure designs, such as an interdigitated back contact (IBC) structure or double-faced heterojunction structure [1], have been studied. Fairly high conversion efficiencies of 24.6% [2] and 24.7% [1] were obtained in these structures, but a higher conversion efficiency over 25% is desired for further reduction in the power generation cost toward the “grid parity.”

The HBC structure is one of the most likely candidates for higher performance of crystalline Si-based solar cells because




Fig. 1. Development issues of the HBC structure cell.

it has the advantages of both the BC structure and the heterojunction structure between crystalline silicon (c-Si) and hydrogenated amorphous silicon (a-Si:H). The former has a high  $J_{sc}$  since there is no shading effect caused by the presence of front-side electrodes [3]. The latter brings a high  $V_{oc}$  because of its high-quality passivation. In fact, Panasonic corporation has reported a high conversion efficiency of 25.6% with the HBC structure [4].

Sharp has developed and commercialized c-Si BC structure cells and silicon-based thin-film solar cells in the history of its solar business. Therefore, we have both technologies of back contact (BC) structure and deposition of a-Si:H.

Thus, we decided to develop HBC structure cells and get a target of 25% cell efficiency by making full use of them.

## II. DEVELOPMENT

Many issues shown in Fig. 1 are addressed in the HBC cell development. Table I shows affected parameters, targets, and solutions. There are some correlations between the issues; thus, when we tackle an issue, we have to pay a close attention to others.

First of all, we focused on an establishment of heterojunction technology. Although we already had the a-Si:H technology, we had not tried a-Si:H as a passivation layer on c-Si. Therefore, we needed to realize a technology of high-quality passivation at the heterointerface.

In addition, a fabrication process to form the IBC structure is important; especially, a patterning process is considered to be crucial. The precise patterning process is required to form the BC structure. Besides, any degradation in the cell performance induced by the process should be prevented. There had been no precedent for patterning technology of a-Si:H layers on c-Si; therefore, we had to develop a new patterning process.

Manuscript received July 8, 2014; revised August 26, 2014; accepted September 10, 2014. Date of publication September 25, 2014; date of current version October 17, 2014. This work was supported in part by the NEDO project named as “R&D on Ultimate Wafer-based Si Solar Cells” accelerated and elevated by consortium framework centered on Toyota Technological Institute.

J. Nakamura, N. Asano, T. Hieda, C. Okamoto, and H. Katayama are with SHARP Corporation, Katsuragi, Nara 639-2198, Japan (e-mail: nakamura.junichi@sharp.co.jp; asano.naoki@sharp.co.jp; hieda.takeshi@sharp.co.jp; okamoto.chikao@sharp.co.jp; katayama.hiroyuki@sharp.co.jp).

K. Nakamura is with Meiji University, Kawasaki, Kanagawa 214-8571, Japan (e-mail: kyotaro@toyota-ti.ac.jp).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/JPHOTOV.2014.2358377

TABLE I  
DEVELOPMENT ITEMS OF HBC STRUCTURE CELLS

Development issues	Major Affected Parameters	Critical targets	Solutions
Heterojunction Technology.	$V_{oc}$	<ul style="list-style-type: none"> <li>High quality of passivation. (= Long minority carrier lifetime)</li> </ul>	<ul style="list-style-type: none"> <li>Optimizing cleaning and pretreatment conditions of substrate surface prior to deposition.</li> <li>Optimizing a-Si:H deposition conditions.</li> <li>Optimizing posttreatment conditions after a-Si:H deposition.</li> </ul>
Patterning Process Technology.	FF, $V_{oc}$	<ul style="list-style-type: none"> <li>Ability of precise pattern formation as designed.</li> <li>No negative impact on passivation quality.</li> <li>No negative impact on optical property.</li> <li>No negative impact on <math>R_s</math> and <math>R_{sh}</math>.</li> </ul>	<ul style="list-style-type: none"> <li>Developing a new patterning process.</li> <li>Optimizing any process condition.</li> </ul>
Rear Side Pattern Design.	$J_{sc}$ , FF	<ul style="list-style-type: none"> <li>Getting the optimum of performance.</li> </ul>	<ul style="list-style-type: none"> <li>Designing by simulation.</li> <li>Experimental trials and their feedbacks.</li> </ul>
Electrode Structure Design.	FF	<ul style="list-style-type: none"> <li>Minimizing both contact resistance and sheet resistance.</li> </ul>	<ul style="list-style-type: none"> <li>Materials selection.</li> <li>Optimizing deposition conditions.</li> <li>Feedbacks from high-precision evaluation of contact resistance.</li> </ul>
Front Side Structure Design.	$J_{sc}$	<ul style="list-style-type: none"> <li>Maximizing incident light into substrate.</li> </ul>	<ul style="list-style-type: none"> <li>Optimizing the structure using optical simulation.</li> <li>Optimizing the deposition condition of ARC.</li> <li>Widening the optical bandgap of a-Si:H layers.</li> <li>Optimized texturing.</li> </ul>




Fig. 2. Development steps of heterojunction technology.

#### A. Development of Heterojunction

In order to obtain a high  $V_{oc}$ , it is necessary to minimize the carrier recombination at heterointerface. In accordance with the prior related literature, following issues were examined:

- 1) control of crystallization of a-Si:H at the interface;
- 2) cleaning and pretreatment method of c-Si surface;
- 3) posttreatment method.

Our study of heterojunction technology was carried out based on the steps as illustrated in Fig. 2. A simple a-Si:H/c-Si heterostructure was fabricated, and we measured its minority carrier lifetime utilizing the microwave photoconductivity decay method to assess the passivation quality. Next, a double-sided heterojunction cell was fabricated, and we measured its  $I$ - $V$

characteristics such as  $V_{oc}$  or fill factor (FF) to evaluate the heterojunction quality. Finally, the above outcome was applied to an HBC fabrication structure and process.

#### B. Development of the Patterning Process

In order to realize an HBC cell, it is imperative that any patterns are formed into a-Si:H layers. In the development of the HBC structure cells, the development of the patterning method is considered to be one of the most important issues because it strongly affects not only the precise formation of the HBC structure but the passivation quality of the heterointerface as well. Actually, an incomplete process brought about some insufficient performance of cells such as a parasitic resistance or shunting. The patterning issue of the HBC structure is widely recognized; thus, there have been studied various approaches for the development of a new patterning process [5]–[13].

In an HBC cell, a part of its rear face makes an emitter, and the other part makes a collector. In a conventional IBC cell, both emitter and collector are formed by selecting the diffusion doping areas. However, this fabrication process cannot be applied to the HBC process because the dopant diffusion requires a high process temperature. The HBC process, which includes the a-Si:H layers in the structure, should be executed under at a lower temperature than 200 °C. As there was no precedent for a-Si:H patterning process on c-Si, we had to create a new patterning process for HBC cells.

We should take into account the following criteria of the process:

- 1) ability of precise formation as intended;
- 2) no negative effect on the passivation quality for each interface;
- 3) no negative effect on optical property like a reflection or a transmittance at the incident surface;
- 4) no increase of series resistance;
- 5) no decrease of shunt resistance.




Fig. 3. Structure of HBC structure cells.

After the studies of various processes, the best candidate was chosen, and details of the process conditions were carefully adjusted.

### III. EXPERIMENT

#### A. Structure of Heterojunction Back Contact Cells

Fig. 3 shows the schematic structure of HBC cells in this study. Cz-grown, n-type,  $\langle 100 \rangle$  oriented single crystal silicon substrates were used. Both an incident surface and a rear surface were covered by a-Si:H layers for high-quality passivation. On the rear surface, both n-type a-Si:H and p-type a-Si:H were located, and then, electrodes were formed on each a-Si:H layers. Interdigitated layout was applied for the rear design of emitter and collector. At the front side, texture was formed, and a SiN antireflection coating (ARC) layer was deposited so as to enhance the light incident into the c-Si substrate. At a boundary area between electrodes, a-Si:H(i/n) layers partly overlapped the a-Si:H(i/p) layers so that c-Si surface was not exposed.

#### B. Fabrication Process of Heterojunction Back Contact Cells

Fig. 4 shows the flow of an HBC cell fabrication process. As-sliced substrates were prepared, and then, a saw damage was removed. The substrate surface was cleaned and pretreated prior to a-Si:H deposition by plasma-enhanced chemical vapor deposition. Front-side a-Si:H(i)/a-Si:H(n) layers and rear-side a-Si:H(i)/a-Si:H(p) layers were deposited consecutively. After that, rear-side a-Si:H(i)/a-Si:H(p) layers were partially etched off by mixed acid using a conventional photolithographic technology. Then, after the cleaning and pretreatment, a-Si:H(i)/a-Si:H(n) layers were deposited in the same way on all over the rear surface, and these a-Si:H(i)/a-Si:H(n) layers were partially removed by alkaline etchant avoiding damage to a-Si:H(i)/a-Si:H(p) layers.

This step is especially important; here, we used an etch-stop mechanism. In this step, it is necessary that only the a-Si:H(i)/a-Si:H(n) layers are removed, and on the other hand, the a-Si:H(i)/a-Si:H(p) layers should not be etched and damaged. Using the alkaline etchant, we can etch only a-Si:H(i)/a-Si:H(n) layers off because of an extreme difference in etching rates.

Next, ARC of SiN was deposited on the front a-Si:H layers. Finally, electrodes were deposited on the rear side by the vacuum evaporation method and patterned into an interdigitated layout using photolithography.




Fig. 4. Fabrication process flow of HBC cells.

During the patterning processes, the front-side a-Si:H(i)/a-Si:H(n) layers and ARC were properly protected from the etchants.

#### C. $I$ - $V$ Characterization of Heterojunction Back Contact Cells

In Sharp's IBC modules, surface mount technology (SMT) has been applied [14]. We also used it for the  $I$ - $V$  measurement of HBC cells. The SMT is an excellent and unique approach to realize good electrical contact and wiring to BC cells. During  $I$ - $V$  measurement, as shown in Fig. 5, HBC cells are temporally mounted on a flexible printed circuit, and thereby, the cell electrodes are directly connected to the wiring lines.

There are the following advantages in SMT.

- 1) It can reduce the series resistance due to the sheet resistance of the electrodes.
- 2) It can eliminate the dark space loss caused by the interconnection pads because no interconnection pad is necessary.
- 3) It can reduce the stress between the cell and the interconnector because all the area of solar cell can be used for the interconnection, and thereby, the stress can be dispersed.

Thus, the SMT can be utilized also for the  $I$ - $V$  measurements of HBC cells.

$I$ - $V$  characteristics of the HBC cells were independently measured by Japan Electrical Safety & Environment Technology Laboratories (JET) with the aperture area of  $3.7196 \text{ cm}^2$  and with expanded combined uncertainty ( $U_{95k=2}$ ) of 3.30%.







Fig. 5. Schematic view of the SMT concept.

Fig. 6.  $I$ - $V$  measurement result of an HBC cell. Measurement conditions: an aperture area of ca.  $19.3 \times 19.3$  mm, AM1.5,  $1000 \text{ W/m}^2$ , and at  $25^\circ\text{C}$ . Measured by JET.TABLE II  
 $I$ - $V$  PARAMETERS OF THE HBC CELL OF 25.1%

$J_{sc}$ (mA/cm <sup>2</sup> )	$V_{oc}$ (mV)	FF(%)	$\eta$ (%)
41.7	736	81.9	25.1

#### IV. RESULTS AND DISCUSSION

##### A. $I$ - $V$ Characteristics

Fig. 6 shows an  $I$ - $V$  measurement result for one of the HBC cells. A high cell efficiency of 25.1% was achieved, which exceeded our target.

A high  $V_{oc}$  represents that good passivation was realized at each surface, showing the merit of heterojunction. A high  $J_{sc}$  represents the advantage of the BC structure, which has




Fig. 7. Microscopic photograph of the rear side of an HBC cell.

no electrode on the incident surface. Furthermore, a high FF suggests that the SMT works well, and besides, there are no fundamental demerits from the viewpoint of series and/or shunt resistance in HBC cells. As a result, high  $V_{oc}$ ,  $J_{sc}$ , and FF were simultaneously realized. Our results imply that the fabrication process including the patterning is successfully executed and show high-performance potential of HBC cell as well.

##### B. Performance of the Patterning Process

In order to make sure the quality of our patterning process, we observed the rear surface. Fig. 7 shows a microscopic photograph of the rear surface of an HBC cell. This is around the boundary between emitter and collector areas. Right bright area is an n-electrode, and left one is a p-electrode. Between them, a-Si:H(i/p) layers, a-Si:H(i/n) ones, and their stacked area are exposed. As shown in the photograph, emitter, collector, and electrodes are properly formed, and each layer has a clear and straight edge.

In order to investigate the passivation quality, we compared the carrier lifetimes between before and after the patterning process as shown in Fig. 8. Horizontal axis is a normalized carrier lifetime after the a-Si:H(i/p) layer deposition and before the patterning process, and vertical axis is a normalized carrier lifetime after the patterning process and before the ARC deposition. All carrier lifetimes were divided by a certain value for the normalization. The carrier lifetimes after the patterning process were nearly the same or higher than those before the patterning process. Consequently, it was found that the newly developed patterning process worked well as intended.

##### C. Progress of Heterojunction Back Contact HBC Cell Efficiency

Fig. 9 shows the progress of our HBC cell efficiency. Our work started about three and a half years ago. A goal of over




Fig. 8. Comparison between the minority carrier lifetime before and after the patterning process.




Fig. 9. Our record of HBC cell efficiency progress.

25% efficiency was achieved in such a short time. This is due to the high potential of the HBC concept, and at the same time, we were able to develop efficiently making full use of Sharp's accumulated technological strength.

## V. CONCLUSION

The HBC structure Si solar cell was successfully developed, and a high conversion efficiency of 25.1% was achieved. Sharp's own technologies were effectively applied in the development of HBC cells as follows:

- 1) technology of a-Si:H film deposition;
- 2) technology of the IBC structure cell;
- 3) measurement technology of the SMT concept.

In addition, a new patterning process was established for the HBC cell fabrication, and it was found to work well. Thereby, the high potential of HBC cells was demonstrated in this study, indicating high  $J_{sc}$ ,  $V_{sc}$ , and FF, simultaneously.

## REFERENCES

- [1] M. Taguchi, A. Yano, S. Tohoda, K. Matsuyama, Y. Nakamura, T. Nishiwaki, K. Fujita, and E. Maruyama, "24.7% record efficiency HIT solar cell on thin silicon wafer," *IEEE J. Photovoltaics*, vol. 4, no. 1, pp. 96–99, Jan. 2014.
- [2] D. D. Smith, P. J. Cousins, A. Masad, S. Westerberg, M. Defensor, R. Ilaw, T. Dennis, R. Daquin, N. Bergstrom, A. Leygo, X. Zhu, B. Meyers, B. Bourne, M. Shields, and D. Rose "Sun power's Maxeon Gen III solar cell: High efficiency and energy yield," in *Proc. 39th IEEE Photovoltaic Spec. Conf.*, 2013, pp. 0908–0913.
- [3] K. Nakamura, M. Kohira, Y. Abiko, T. Isaka, Y. Funakoshi, and T. Machida, "Development of back contact Si solar cell and module in pilot production line," in *Proc. 23rd Eur. Photovoltaic Solar Energy Conf.*, 2008, pp. 1006–1009.
- [4] K. Masuko, M. Shigematsu, T. Hashiguchi, D. Fujishima, M. Kai, N. Yoshimura, T. Yamaguchi, Y. Ichihashi, T. Mishima, N. Matsubara, T. Yamanishi, T. Takahama, M. Taguchi, E. Maruyama, and S. Okamoto, "Achievement of more than 25% conversion efficiency with crystalline silicon heterojunction solar cell," presented at the 40th IEEE Photovoltaic Spec. Conf., Denver, CO, USA, 2014.
- [5] T. Desrues, F. Souche, A. Vandeneysde, D. Muñoz, A.-S. Ozanne, P. J. Ribeyron, "Emitter optimization for interdigitated back contact (IBC) silicon heterojunction (Si-HJ) solar cells," in *Proc. 25th Eur. Photovoltaic Solar Energy Conf.*, 2010, pp. 2374–2377.
- [6] T. Desrues, P.-J. Ribeyron, A. Vandeneysde, A.-S. Ozanne, F. Souche, Y. Veschetti, A. Bettinelli, P. Rocai Cabarrocas, M. Labrune, D. Diouf, J. P. Kleider, and M. Lemiti, "New process integration for interdigitated back contact (IBC) a-Si:H/c-Si heterojunction solar cells," in *Proc. 23rd Eur. Photovoltaic Solar Energy Conf.*, 2008, pp. 1673–1676.
- [7] B. J. O'Sullivan, T. Bearda, Y. Qiu, J. Robbelein, C. Gong, N. E. Posthuma, I. Gordon, and J. Poortmans, "Interdigitated rear contact solar cells with amorphous silicon heterojunction emitter," in *Proc. 35th IEEE Photovoltaic Spec. Conf.*, 2010, pp. 003549–003552.
- [8] J. Haschke, N. Mingirulli, and B. Rech, "Progress in point contacted rear silicon heterojunction solar cells," in *Proc. 2nd Int. Conf. Cryst. Silicon Photovoltaics*, 2012, vol. 27, pp. 116–121.
- [9] J. Haschke, R. Stangl, M. Bivour, E. Conrad, L. Korte, M. Schmidt, K. Lips, and B. Rech, "New rear contacted amorphous/crystalline silicon heterojunction solar cells," in *Proc. 23rd Eur. Photovoltaic Solar Energy Conf. Exhib.*, 2008, pp. 1652–1656.
- [10] M. Tucci, L. Serenelli, E. Salza, S. De Iuliis, L. J. Geerligs, G. de Cesare, D. Caputo, and M. Ceccarelli, "Novel scheme of amorphous/crystalline silicon heterojunction solar cell," in *Proc. 22nd Eur. Photovoltaic Solar Energy Conf.*, 2007, pp. 1600–1603.
- [11] A. Hertanto, L. Honggang, D. Yeghikyan, B. G. Rayaprol, N. P. Kherani, and S. Zukotynski, "Back amorphous-crystalline silicon heterojunction (BACH) photovoltaic device," in *Proc. 34th IEEE Photovoltaic Spec. Conf.*, 2009, pp. 001767–001770.
- [12] K.-S. Ji, H. Syn, J. Choi, H.-M. Lee, and D. Kim, "The emitter having microcrystalline surface in silicon heterojunction interdigitated back contact solar cells," *Jpn. J. Appl. Phys.*, vol. 51, pp. 10NA05–1–10NA05–3, 2012.
- [13] M. Lu, U. Das, S. Bowden, and R. Birkmire, "Rear surface passivation of interdigitated back contact silicon heterojunction solar cell and 2d simulation study," in *Proc. 33rd IEEE Photovoltaic Spec. Conf.*, 2008, pp. 1–5.
- [14] K. Nakamura, M. Kohira, Y. Abiko, T. Isaka, Y. Funakoshi, and T. Machida, "Update on development of back contact Si solar cell in pilot production line," in *Proc. 19th Photovoltaic Sci. Eng. Conf.*, 2007, pp. 1006–1009.


Authors' photographs and biographies not available at the time of publication.

4

## 鈣鈦礦—矽太陽能創新紀錄，轉換效率高達 29.2%

作者 Daisy Chuang | 發布日期 2021 年 11 月 02 日 16:04 | 分類 太陽能, 材料、設備, 能源科技

分享



歐洲薄膜太陽能電池研究聯盟 Solliance 最近研發出超高效率的串疊型太陽能電池，電池由鈣鈦礦太陽能與矽晶構成，轉換效率高達 29.2%。

Solliance 與荷蘭應用科學研究組織 (TNO)、能源研發創新中心 EnergyVille、恩荷芬理工大學看中新型串疊型太陽能的潛力，有助提高轉換效率。電池採用四接點 (4 Terminal, 4T) 結構，也就是上下兩個電池採獨立連結方式，而不像傳統兩接點 (2 Terminal, 2T) 為上下串聯。

Solliance 研究串疊型電池已久，4 月打造將轉換效率 28.7% 的串疊型模組，但如果要再跨出步伐，還得再試試，TNO 串聯太陽光電計畫經理透明鈣鈦礦電池具有寬能隙優勢，也能允許近紅外光穿透，有助提高轉換效率。

團隊新使用的透明鈣鈦礦太陽能在最大功率點追蹤 (Maximum power point tracking) 狀態下 5 分鐘，轉換效率測得 17.8%，隨後團隊將透明鈣鈦礦電池與透明的鈣鈦礦電池相結合，創下 29.2% 新世界紀錄 4T 鈣鈦礦—矽串聯效率。Coletti 認為，這片 4T 電池將來可應用在公用事業大型太陽能電

團隊也有將鈣鈦礦電池與薄膜太陽能串聯，最終成績也頗為理想，將薄膜太陽能 MiaSolé Hi-Tech 製造的柔性銅銦鎵硒 (CIGS) 串接後，2T 達 27.1%。

- [Solliance hits 29.2% efficiency on perovskite/silicon tandem solar cell](#)
- [TWO WORLD-RECORDS FOR 4T PEROVSKITE TANDEM](#)

( 首圖來源：[Flickr/David Goehring](#) CC BY 2.0 )



00:00/00:00 technews



科技新知 · 時時更新

科技新報粉絲團

訂閱免費電子報

關鍵字: [串疊型太陽能](#), [太陽能電池](#), [鈣鈦礦太陽能](#)

0則留言

排序



新增回應.....


[Facebook 留言外掛程式](#)



## 轉換率達 23.5%，工研院 TOPCon 太陽能電池亮相

作者 侯冠州 | 發布日期 2021 年 10 月 14 日 18:28 | 分類 光電科技, 太陽能, 能源科技

分享

[分享](#)[Follow](#)

2021 年 TIE 台灣創新技術博覽會同步今日以線上加實體展覽的形式亮相，而工研院也在展會中秀出前瞻太陽能技術「穿隧氧化層鈍化接觸」，目前已試量產成功，期能藉此提升台灣於太陽能產業國際競爭力。

根據台灣電力公司今年七月公布的再生能源發電概況顯示，太陽能發電已超越慣常水力發電成為台灣第一大再生能源；而為了更充分利用太陽 TOPCon 太陽能電池。

據悉，此一技術特點是以超薄氧化層及多晶硅層來作為背面鈍化堆疊層，可利用既有 PERC 產線簡單升級，來避免使用成本昂貴的電漿輔助化反應式電漿沉積 (RPD) 等設備；同時，鈍化的表層更能有效降低表面陽光反射、充分將太陽光能吸入利用。

工研院進一步說明，TOPCon 太陽能電池可降低光源反射，有效地提升光電轉換效率，在高溫環境下有著更好的穩定性。目前該技術轉換效率 2%，能節省 10% 以上太陽能電廠用地面積，改善在陰雨天等低照度時的發電能力與烈日下的高溫衰減達 3%，適合台灣氣候，能源回收期 (Ener 也大幅縮短。

工研院綠能與環境研究所所長王人謙表示，TOPCon 太陽電池具有光電轉換效率高、投報率高、能源回收期短三大優勢。目前已試量產成功，模組功率達 360W，並已於工研院台南六甲院區進行戶外驗證，粗估 20MW 試量產電池及模組每年產值上看台幣 3 億元，為台灣太陽能產業帶來

( 首圖來源：工研院 )



00:00/00:00 technews



科技新知 · 時時更新

科技新報粉絲團

訂閱免費電子報



關鍵字: TOPCon 太陽能電池, 再生能源, 工研院, 永續發展

1 則留言

排序



新增回應.....



陳懷祖

看起來很不錯 · 已經達23.5~~  
有機會買來自家自己裝!!

讚 · 回覆 · 3週

Facebook 留言外掛程式