Table of Contents:

Introduction	2
Latch	2
VHDL	
Waveform	
Truth Table	
4-16 Decoder	4
VHDL4	4
Waveform5	5
Truth Table	5
FSM 6	j
<i>VHDL</i> 6	;
Waveform 7	
Truth Table 7	
ALU 8	3
VHDL 8	3
<i>Waveform</i> 9	J
Truth Table9)
Problem set 1	0
Schematic10	0
Waveform 1	0
Problem set 2	1
<i>VHDL</i> 1	12
Schematic1	13
Waveform	13
Part 3	14
<i>VHDL</i> 1	14
Schematic 1	15
	16
Conclusion 1	6


Introduction:

The purpose of this lab was to create a simple Arithmetic and Logic Unit (ALU) and gain a better understanding of how it works and how it functions. To make this ALU we had to construct other components as well including Latches, 4-16 Decoder and Finite State Machine (FSM). We also had to alter the ALU block 3 times to test it's functionality and therefore we had to make 3 different ALU devices. This was all done through VHDL code.

Latch:

A latch is a memory storage device and output said input when it is turned on. Whether it is on or not is determined by what value the Reset asks for, either 1 or 0, if it's off then nothing will be outputted but if on then the memory that was inputted in it should be outputted and the purpose it served in this lab was to output the two numbers that the calculations would be carried out on in the ALU. Below the VHDL code for the Latch can be seen along with the corresponding waveform:

```
1
     LIBRARY ieee;
 2
     USE ieee.std logic 1164.all;
 3
 4
   □ENTITY latch1 IS
 5
        PORT (A : IN STD LOGIC VECTOR (7 DOWNTO 0);
 6
              Resetn, Clock : IN STD LOGIC;
 7
              Q : OUT STD LOGIC VECTOR (7 DOWNTO 0));
 8
     END latch1;
 9
10
   MARCHITECTURE Behavior OF latch1 IS
11
   FIBEGIN
       PROCESS (Resetn, Clock)
12 ⊟
13
        BEGIN
           IF Resetn = '1' THEN
14
   Q<="00000000";
15
16
           ELSIF Clock'EVENT AND Clock = '1' THEN
   F
              Q<=A;
17
18
           END IF;
19
        END PROCESS;
20
    LEND Behavior;
21
```



Latch Truth Table:

Truth Table


		Truth	Table for	Customized Latch
Α		R	Q	
	1	0	0	
	1	1	1	Latch
	0	0	0	
	0	1	0	Latch
			Latch me	eans Q = A

Above is an example of a latch truth table and as you can see from the truth table the waveform that was given by the VHDL implementation of the latch is correct, as when Reset is on there is a delay that results in the output being one after, which is present in the waveform and when when Reset is off the outputs are 0 which is present in our waveform as well.

4:16 Decoder:

The purpose of the decoder was to take the 4 bit input of the states from the FSM and change it to 16 bit output that will be used as the Microcode for the ALU. To do this we simply altered our decoder code from Lab 4 and made it into a 4-16 decoder. The VHDL code, Waveform and Truth Table can be seen below:

```
LIBRARY ieee;
1
2
     USE ieee std logic 1164.all;
3
 4 DENTITY decod 4to16 IS
   EPORT (w : IN STD LOGIC VECTOR (3 DOWNTO 0);
           En : IN STD LOGIC;
6
7
           Y : OUT STD LOGIC VECTOR(0 TO 15));
8
   END decod 4to16;
9
10
   □ARCHITECTURE Behavior OF decod 4to16 IS
        SIGNAL Enw : STD LOGIC VECTOR (4 DOWNTO 0);
11
12
13 ⊟BEGIN
14
        Enw <= En & w;
15
        WITH Enw Select
           y<="000000000000000000" WHEN "10000",
16
              "000000000000000010" WHEN "10001",
17
              "000000000000000100" WHEN "10010",
18
              "00000000000001000" WHEN "10011",
19
              "00000000000010000" WHEN "10100",
20
21
              "0000000000100000" WHEN "10101",
22
              "00000000010000000" WHEN "10110",
              "00000000100000000" WHEN "10111",
23
              "00000001000000000" WHEN "11000",
24
25
              "00000010000000000" WHEN "11001",
26
              "00000100000000000" WHEN "11010",
              "0000100000000000" WHEN "11011",
27
              "0001000000000000" WHEN "11100",
28
29
              "0010000000000000" WHEN "11101",
              "0100000000000000" WHEN "11110",
30
              "1000000000000000" WHEN "11111",
31
32
              "00000000000000000" WHEN OTHERS;
    END Behavior;
33
34
```



W	Х	Υ	Z	M0	M1	M2	M3	M4	M5	M6	M7	M8	M9	M10	M11	M12	M13	M14	M15
0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
0	1	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
0	1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
0	1	1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1


One thing that should be noted is that the waveform output for our decoder is flipped from that of the normal truth table, this was done because the microcodes start from bottom up rather than top down so by flipping the truth table outputs we were able to input the proper microcode into the ALU to make sure it functions properly.

FSM:

The purpose of the FSM was to output our student number and also the states, the student number would be used in the third ALU problem whereas the states were the inputs for the 4-16 decoder. The FSM functioned the same way as the FSM in the previous lab with some differences. The first was that in the first lab we implemented a Mealy machine whereas in this case it's a Moore machine and the second difference is that the order of the states is a simple sequence from 0-8. The VHDL code, State Table and waveform are below:

Present State (Sn)	Next S	State	Output(Number)	Output(State)		
I	Data IN W=0	Data IN W=1	Student ID	Current State		
S0	S0	S1	[5] d1=0101	0000 [0]		
S2	S1	S2	[0] d2=0000	0001 [1]		
S4	S2	S3	[0] d3=0000	0010 [2]		
S1	S3	S4	[9] d4=1001	0011 [3]		
S3	S4	S5	[5] d5=0101	0100 [4]		
S8	S5	S6	[3] d6=0011	0101 [5]		
S6	S6	S7	[3] d7=0011	0110 [6]		
S5	S7	S8	[6] d8=0110	0111 [7]		
S7	S8	S0	[1] d9=0001	1000 [8]		

```
LIBRARY lose;
USE lose;std logic 1164,a11;
                    PORT ( cik, data in, reset : IN STD LOCIC; student id : OFF STD LOCIC VECTOR(3 DOWNTO 0); current : OFF STD LOCIC VECTOR(3 DOWNTO 0));
                    ARCHITECTURE Behavior of fam IS
type state type is (s0, s1, s2, s3, s4, s5, s6, s7, s8);
signal yfam : state type;
10
 11
12
13
                BEGIN
pl:
 14
15
16
17
                               pl: process(clk, reset)
BEGIN
                                             if reset - 'l' then
                                              if reset = 'l' then
   yfsm <= 30;
else if (clk'EVENT AND clk = 'l') then
   case yfsm is
    when s0 >> if data in = 'l' then yfsm <= 31; else yfsm <= 30; end if;
   when s1 -> if data in = 'l' then yfsm <= 32; else yfsm <= 31; end if;
   when s2 -> if data in = 'l' then yfsm <= 32; else yfsm <= 31; end if;
   when s3 -> if data in = 'l' then yfsm <= 34; else yfsm <= 32; end if;
   when s4 -> if data in = 'l' then yfsm <= 34; else yfsm <= 32; end if;
   when s5 -> if data in = 'l' then yfsm <= 35; else yfsm <= 34; end if;
   when s6 -> if data in = 'l' then yfsm <= 35; else yfsm <= 35; end if;
   when s6 -> if data in = 'l' then yfsm <= 37; else yfsm <= 36; end if;
   when s8 -> if data in = 'l' then yfsm <= 38; else yfsm <= 37; end if;
   when s8 -> if data in = 'l' then yfsm <= 38; else yfsm <= 37; end if;
   end case;</pre>
 18
21
22
23
24
25 26 27
28
29
30
31
                                               end if;
end if;
 32
 33
                               and process pl;
                               process(yfsm, data_in)
BEGIN
 35
36
37
38
                                               case yfsm is
when s0->
                                                    current <- "0000";
student id <- ("0101");
 39
41 42
                                           when sl->
43
44
45
                                                    current <- "0001";
student id <- ("0000");
46
47
48
49
                                            when s2->
                                                     current <- "0010";
student id <- ("0000");
 50
                                            when a3->
51
52
53
54
                                                     current <= "0011";
student_id <= ("1001");
                                            whon s4->
55
                                                     current <= "0100";
student id <= ("0101");
 57
58
59
60
                                            whon a5->
                                                     current <= "0101";
student id <= ("0011");
 61
                                             whon s6->
                                                     current <- "0110";
student id <- ("0011");
 54
65
66
67
                                                    current <- "0111";
student_id <- ("0110");
 68
59
70
71
72
73
74
75
76
77
                                                     current <= "1000";
student id <= ("0001");
                 end case;
end process;
END Behavior;
```



ALU:


The Arithmetic and Logic Unit or ALU is used commonly to carry out multiple calculations and functions on a pair of two inputs depending on the microcode. Depending on what the microcode is it will perform various functions as depicted by the table below:

Function #	Microcode	Boolean Operation / Function
1	00000000000000001	sum(A, B)
2	00000000000000010	diff(A, B)
3	0000000000000100	Ā
4	0000000000001000	$\overline{A \cdot B}$
5	000000000010000	$\overline{A + B}$
6	000000000100000	A · B
7	000000001000000	A ⊕ B
8	0000000010000000	A + B
9	0000000100000000	$\overline{{\sf A}\oplus{\sf B}}$

The VHDL code along with the corresponding waveform looks as follows:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.NUMERIC_STD.ALL;
      entity ALU is
      Dport( Clock : in std_logic;


A,B : in unsigned(7 downto 0);
student_id : in unsigned(8 downto 0);
               OP : in unsigned (15 downto 0);
Neg : out std_logic;
10
11
12
                R : out unsigned(7 downto 0));
       end ALU;
13
14
15
      marchitecture calculation of ALU is
       signal Reg1, Reg2, Result: unsigned(7 downto 0):=(others=>'0');
signal Reg4: unsigned(0 to 7);
16
17
18
19
      □ begin
20
       Regl <= A;
21
        Reg2 <= B;
22
23
      process (Clock, OP)
           begin
if(rising_edge(Clock)) THEN
24
25
      ⊟
                   26
      ▣
27
                      30
       ė
                         if Regl<Reg2 THEN
                             neg<='1';
31
32
                             Result <= Reg2-Reg1;
33
       Ġ
                             Result<= Regl-Reg2;
34
35
                             neg<='0';
36
                          end if;
37
38
                      WHEN "00000000000000000000000000000000000 => Result <= not Regl;
29
                         neg<='0';
40
41
                      WHEN "0000000000000000" => Result <= Regl mand Reg2;
42
43
                      WHEN "00000000000010000" => Result <= Regl nor Reg2;
44
45
                      WHEN "0000000000100000" => Result <= Regl and Reg2;
46
47
48
                      WHEN "00000000001000000" => Result <= Reg1 or Reg2;
49
                      WHEN "00000000100000000" => Result <= Reg1 xor Reg2;
50
                      WHEN "00000001000000000" => Result <= Regl mnor Reg2;
51
53
                      WHEN OTHERS =>
                   end case;
54
                end if;
56
57
       end process;
R <= Result (7 downto 0);
         end calculation;
```



The waveform above was checked by hand by me and through various online calculators for functions 4-9 and they were all correct. On top of that the negative output is also functional as it's high when subtraction is done and low in every other case. The first output is also a 0 because of the delay from the latch and the data_in inputs.

Part 1:

This is a combination of all previous components we've made into a massive circuit that takes inputs. The inputs for the ALU to function are the values of A and B from the latches and the output from the 4-16 decoder for the microcodes and the decoder itself takes inputs from the FSM to function, and finally the student_id input would be determined by the student number output in the ALU. The block schematic for the first problem looked as follows along with the corresponding waveform:



We can be sure that the waveform for part 1 is fine as it matches with the normal ALU waveform.

Part 2:

For the second part or the second problem we had to modify the ALU VHDL code to match what the problem we were assigned asked for. In my case it was problem a which asked for the following:


Function #	Operation / Function
1	Increment A by 2
2	Shift B to right by two bits, input bit = 0 (SHR)
3	Shift A to right by four bits, input bit = 1 (SHR)
4	Find the smaller value of A and B and produce the results (Min(A,B))
5	Rotate A to right by two bits (ROR)
6	Invert the bit-significance order of B
7	Produce the result of XORing A and B
8	Produce the summation of A and B, then decrease it by 4
9	Produce all high bits on the output


Some of the things asked for are self explanatory such as function 1, 4, 7 and 8 while the rest are a bit more complicated. For function 2 and 3 they ask us to shift a bit by number by a certain number of bits, for example the number 1011 shifted right by 2 would be 0010 and if the input bit is 1 then it would be 1110, there is a built in function for quartus to do this and that was used for this problem and also a built in function was used for problem 5 as well that asks us to rotate A by two bits. What rotating a bit means simply changing the position of the bit with it's adjacent bit.

For function 6 it asks to invert bit significance and that simply means to reverse a bit so if it's 1011 then it would become 1101 and so on and finally for function 9 it asks to produce all high bits and that just means to output only 1s.

The altered ALU VHDL along with the circuit and waveform looked as follows:

```
library IEEE;
       use IEEE.STD_LOGIC_UNSIGNED.ALL;
 2
 3
       use IEEE.NUMERIC STD.ALL;
     entity ALUProbl is
     D port ( Clock : in std logic;
             A,B : in unsigned (7 downto 0);
              student_id : in unsigned(3 downto 0);
10
             OP : in unsigned (15 downto 0);
11
             Neg : out std logic;
12
             R : out unsigned (7 downto 0));
      end ALUProbl;
13
14
     signal Reg1, Reg2, Result: unsigned (7 downto 0):=(others=>'0');
signal Reg4: unsigned (7 downto 0);
15
     marchitecture calculation of ALUProbl is
16
17
18
19
     □ begin
      Reg1 <= A;
Reg2 <= B;
Reg4 <= "11111111";
20
21
22
     process(Clock, OP)
23
24
          begin
             if(xising_edge(Clock)) THEN
case OP is
25
     Ė
26
     28
                  29
                      Result <= shift_right(Reg2,2);
30
31
                 WHEN "00000000000000100" =>
32
                       --Result <= shift_right(Reg1, 4);
Result <= "1111" & Reg1(7 downto 4);
33
34
25
                   WHEN "0000000000001000" =>
                     if Regl>Reg2 THEN
36
37
                         Result<=Reg2:
38
                      else
39
                         Result<=Regl;
                     end if;
40
41
42
                  WHEN "00000000000000000" => Result <= Reg1 ROR 2;
43
                  WHEN "000000000100000" => Result <= (Reg2(0)) &Reg2(1) &Reg2(2) &Reg2(2) &Reg2(4) &Reg2(5) &Reg2(5) &Reg2(5) &Reg2(7));
44
45
46
                 WHEN "00000000001000000" => Result <= Regl wor Reg2;
47
                 WHEN "00000000100000000" => Result <= (Reg1+Reg2)-4:
48
49
50
                 WHEN "0000000100000000" => Result <= Reg4;
51
                   WHEN OTHERS =>
52
53
                 end case;
54
              end if;
     end process;
R <= Result (7 downto 0);
55
56
       end calculation;
```





The waveform was checked by hand and online calculators and everything is correctly done.

Part 3:


Part 3 or problem 3 is similar to the first 2 but in this one the ALU is modified more so than part 2. The modifications in this part are related to inputs, outputs and the functionality. For the inputs, A and B are no longer the main focus; it's instead student numbers input from the FSM and for the output there are no longer calculations being done but rather a check for odd or even for the bits in the student number. Finally the functionality of the ALU is changed similarly to how it was changed in part 2.

The final ALU VHDL along with the corresponding waveform and circuit are below:

```
library IEEE;
 1
         use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.NUMERIC_STD.ALL;
 2
 3
 4
       entity ALUProb2 is
       Destroy Abstract
Destroy Abstract
A,B: in unsigned(7 downto 0);
student_id: in unsigned(3 downto 0);
OP: in unsigned (15 downto 0);
 8
10
       yn : out std_logic);
end ALUProb2;
11
12
13
14
       marchitecture calculation of ALUProb2 is
       signal Reg1, Reg2:unsigned(7 downto 0):=(others=>'0');
signal student :std_logic_vector(8 downto 0);
15
16
       □ begin
17
        Regl <= A;
18
19
         Reg2 <= B;
       | student<= std_logic_vector(student_id);

□ process(Clock, OP)
20
21
            begin
22
       23
                if(rising_edge(Clock)) THEN
                    Case OP is
WHEN "0000000000000001" =>
24
       ₽
25
26
       -0十0-
                            if student(0) = '1' THEN
                            yn<='1';
else
28
29
                            yn<='0';
end if;
30
31
32
                        23
                            yn<='0';
if student(0) = '1' THEN
34
       -0十0-
35
36
                               yn<='1';
37
38
                            yn<='0';
end if;
       39
40
                       WHEN "000000000000000000000 =>
41
42
43
                            if student(0) = '1' THEN
44
                              yn<='1';
45
                            else
                            yn<='0';
end if;
46
47
       48
49
                        WHEN "000000000001000" =>
50
                            if student_id mod 2 = 1 THEN
51
                            yn<='l';
else
52
53
                            yn<='0';
end if;
54
55
56
57
                       WHEN "000000000010000" =>
58
       一一一
                            if student_id mod 2 = 1 THEN
59
                            yn<='l';
60
61
```

```
WHEN "000000000100000" =>
              if student(0) = '1' THEN
                 yn<='l';
                yn<='0';
              end if;
           WHEN "0000000001000000" =>
              if student(0) = '1' THEN
                 yn<='1';
                yn<='0';
              end if;
           WHEN "0000000010000000" =>
              if student(0) = '1' THEN
                 yn<='l';
              else
                yn<='0';
              end if;
           WHEN "0000000100000000" =>
              if student(0) = '1' THEN
                 yn<='l';
              else
                yn<='0';
             end if:
           WHEN OTHERS =>
     end case;
end if;
  end process;
end calculation;
```



		Name	Value at	0 ps	40.	0 ns	8	0.0 ns		120 ₋ 0 r	ns	160	.0 ns	200.0
			0 ps	υ ps										
9	>	Α	U 33						33					
9	>	В	U 61						61					
5		Clock	В 0			ШП			8				\Box	
n_		data_in	В 0											
<u>_</u>		Enable	B 0											
5		Reset	B 1											
5	>	student	U 5	5	X	0		9 \	5	X	3		6 X	1 \(5
out		yn	B 0					1						

The waveform is supposed to output a high at YN when the student number is odd and at first glance the output is not correct but in reality it's just shifted to the right due to the inherent delay which means the output and waveform is in fact correct.

Conclusion:

The lab helped give a better understanding of how ALU functions and also the various components needed to make it function, we learned more of how an ALU works in relation to the microcodes. This lab also helped clarify more concepts from previous labs as it was an amalgamation of everything we had done before along with newer concepts of this lab. This lab also showed how various different components come together to make something much larger through the implementation of our block diagram and also how these different components affect each other in various ways.