

Table of Contents:

Introduction	2
Latch	2
VHDL	2
Waveform	2
Truth Table	3
4-16 Decoder	4
VHDL	4
Waveform	5
Truth Table	5
FSM	6
VHDL	6
Waveform	7
Truth Table	7
ALU	8
VHDL	8
Waveform	9
Truth Table	9
Problem set 1	10
Schematic.....	10
Waveform	10
Problem set 2	11
VHDL	12
Schematic.....	13
Waveform	13
Part 3	14
VHDL	14
Schematic	15
Truth Table	16
Conclusion	16


Introduction:

The purpose of this lab was to create a simple Arithmetic and Logic Unit (ALU) and gain a better understanding of how it works and how it functions. To make this ALU we had to construct other components as well including Latches, 4-16 Decoder and Finite State Machine (FSM). We also had to alter the ALU block 3 times to test it's functionality and therefore we had to make 3 different ALU devices. This was all done through VHDL code.

Latch:

A latch is a memory storage device and output said input when it is turned on. Whether it is on or not is determined by what value the Reset asks for, either 1 or 0, if it's off then nothing will be outputted but if on then the memory that was inputted in it should be outputted and the purpose it served in this lab was to output the two numbers that the calculations would be carried out on in the ALU. Below the VHDL code for the Latch can be seen along with the corresponding waveform:

```
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3
4  ENTITY latch1 IS
5  |   PORT (A : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
6  |         Reseth, Clock : IN STD_LOGIC;
7  |         Q : OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
8  |   END latch1;
9  |
10 | ARCHITECTURE Behavior OF latch1 IS
11 | BEGIN
12 |   PROCESS(Reseth, Clock)
13 |   BEGIN
14 |     IF Reseth = '1' THEN
15 |       Q<="00000000";
16 |     ELSIF Clock'EVENT AND Clock = '1' THEN
17 |       Q<=A;
18 |     END IF;
19 |   END PROCESS;
20 | END Behavior;
21
```



Latch Truth Table:

Truth Table


Truth Table for Customized Latch			
A	R	Q	
1	0	0	
1	1	1	Latch
0	0	0	
0	1	0	Latch
Latch means $Q = A$			

Above is an example of a latch truth table and as you can see from the truth table the waveform that was given by the VHDL implementation of the latch is correct, as when Reset is on there is a delay that results in the output being one after, which is present in the waveform and when Reset is off the outputs are 0 which is present in our waveform as well.

4:16 Decoder:

The purpose of the decoder was to take the 4 bit input of the states from the FSM and change it to 16 bit output that will be used as the Microcode for the ALU. To do this we simply altered our decoder code from Lab 4 and made it into a 4-16 decoder. The VHDL code, Waveform and Truth Table can be seen below:

```
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3
4  ENTITY decod_4to16 IS
5  PORT (w : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
6        En : IN STD_LOGIC;
7        Y : OUT STD_LOGIC_VECTOR(0 TO 15));
8  END decod_4to16;
9
10 ARCHITECTURE Behavior OF decod_4to16 IS
11     SIGNAL Enw : STD_LOGIC_VECTOR(4 DOWNTO 0);
12
13 BEGIN
14     Enw <= En & w;
15     WITH Enw Select
16         y<="0000000000000001" WHEN "10000",
17           "0000000000000010" WHEN "10001",
18           "0000000000000100" WHEN "10010",
19           "00000000000001000" WHEN "10011",
20           "00000000000010000" WHEN "10100",
21           "00000000000100000" WHEN "10101",
22           "00000000001000000" WHEN "10110",
23           "00000000010000000" WHEN "10111",
24           "00000000100000000" WHEN "11000",
25           "00000001000000000" WHEN "11001",
26           "00000010000000000" WHEN "11010",
27           "00000100000000000" WHEN "11011",
28           "00010000000000000" WHEN "11100",
29           "00100000000000000" WHEN "11101",
30           "01000000000000000" WHEN "11110",
31           "10000000000000000" WHEN "11111",
32           "0000000000000000" WHEN OTHERS;
33 END Behavior;
34
```



W	X	Y	Z	M0	M1	M2	M3	M4	M5	M6	M7	M8	M9	M10	M11	M12	M13	M14	M15
0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
0	1	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
0	1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
0	1	1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

One thing that should be noted is that the waveform output for our decoder is flipped from that of the normal truth table, this was done because the microcodes start from bottom up rather than top down so by flipping the truth table outputs we were able to input the proper microcode into the ALU to make sure it functions properly.

FSM:


The purpose of the FSM was to output our student number and also the states, the student number would be used in the third ALU problem whereas the states were the inputs for the 4-16 decoder. The FSM functioned the same way as the FSM in the previous lab with some differences. The first was that in the first lab we implemented a Mealy machine whereas in this case it's a Moore machine and the second difference is that the order of the states is a simple sequence from 0-8. The VHDL code, State Table and waveform are below:

<u>Present State</u> <u>(Sn)</u>	<u>Next State</u>		<u>Output(Number)</u>	<u>Output(State)</u>
	<u>Data IN</u> <u>W=0</u>	<u>Data IN</u> <u>W=1</u>	<u>Student ID</u>	<u>Current State</u>
S0	S0	S1	[5] d1=0101	0000 [0]
S2	S1	S2	[0] d2=0000	0001 [1]
S4	S2	S3	[0] d3=0000	0010 [2]
S1	S3	S4	[9] d4=1001	0011 [3]
S3	S4	S5	[5] d5=0101	0100 [4]
S8	S5	S6	[3] d6=0011	0101 [5]
S6	S6	S7	[3] d7=0011	0110 [6]
S5	S7	S8	[6] d8=0110	0111 [7]
S7	S8	S0	[1] d9=0001	1000 [8]


```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3
4  ENTITY fsm IS
5  PORT ( clk, data_in, reset : IN STD_LOGIC;
6        student_id          : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
7        current              : OUT STD_LOGIC_VECTOR(3 DOWNTO 0));
8  END ENTITY;
9
10 ARCHITECTURE Behavior of fsm IS
11   type state_type is (s0, s1, s2, s3, s4, s5, s6, s7, s8);
12   signal yfsm : state_type;
13
14   BEGIN
15   p1: process (clk, reset)
16   BEGIN
17     if reset = '1' then
18       yfsm <= s0;
19     else if (clk'EVENT AND clk = '1') then
20       case yfsm is
21         when s0 => if data_in = '1' then yfsm <= s1; else yfsm <= s0; end if;
22         when s1 => if data_in = '1' then yfsm <= s2; else yfsm <= s1; end if;
23         when s2 => if data_in = '1' then yfsm <= s3; else yfsm <= s2; end if;
24         when s3 => if data_in = '1' then yfsm <= s4; else yfsm <= s3; end if;
25         when s4 => if data_in = '1' then yfsm <= s5; else yfsm <= s4; end if;
26         when s5 => if data_in = '1' then yfsm <= s6; else yfsm <= s5; end if;
27         when s6 => if data_in = '1' then yfsm <= s7; else yfsm <= s6; end if;
28         when s7 => if data_in = '1' then yfsm <= s8; else yfsm <= s7; end if;
29         when s8 => if data_in = '1' then yfsm <= s0; else yfsm <= s8; end if;
30       end case;
31     end if;
32   end process p1;
33
34   process (yfsm, data_in)
35   BEGIN
36     case yfsm is
37       when s0 =>
38         current <= "0000";
39         student_id <= ("0101");
40
41       when s1 =>
42         current <= "0001";
43         student_id <= ("0000");
44
45       when s2 =>
46         current <= "0010";
47         student_id <= ("0000");
48
49       when s3 =>
50         current <= "0011";
51         student_id <= ("1001");
52
53       when s4 =>
54         current <= "0100";
55         student_id <= ("0101");
56
57       when s5 =>
58         current <= "0101";
59         student_id <= ("0011");
60
61       when s6 =>
62         current <= "0110";
63         student_id <= ("0011");
64
65       when s7 =>
66         current <= "0111";
67         student_id <= ("0110");
68
69       when s8 =>
70         current <= "1000";
71         student_id <= ("0001");
72
73     end case;
74   end process;
75 END Behavior;
76
77

```



ALU:

The Arithmetic and Logic Unit or ALU is used commonly to carry out multiple calculations and functions on a pair of two inputs depending on the microcode. Depending on what the microcode is it will perform various functions as depicted by the table below:


Function #	Microcode	Boolean Operation / Function
1	0000000000000001	sum(A, B)
2	0000000000000010	diff(A, B)
3	0000000000000100	\overline{A}
4	0000000000001000	$\overline{A \cdot B}$
5	0000000000010000	$\overline{A + B}$
6	0000000000100000	$A \cdot B$
7	0000000001000000	$A \oplus B$
8	0000000010000000	$A + B$
9	0000000100000000	$\overline{A \oplus B}$

The VHDL code along with the corresponding waveform looks as follows:

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.STD_LOGIC_UNSIGNSED.ALL;
4 use IEEE.NUMERIC_STD.ALL;
5
6 entity ALU is
7 port( Clock : in std_logic;
8       A,B : in unsigned(7 downto 0);
9       student_id : in unsigned(3 downto 0);
10      OP : in unsigned (15 downto 0);
11      Neg : out std_logic;
12      R : out unsigned(7 downto 0));
13 end ALU;
14
15 architecture calculation of ALU is
16 signal Reg1,Reg2,Result:unsigned(7 downto 0):=(others=>'0');
17 signal Reg4 : unsigned(0 to 7);
18
19 begin
20   Reg1 <= A;
21   Reg2 <= B;
22
23   process(Clock, OP)
24   begin
25     if(rising_edge(Clock)) THEN
26       case OP is
27         WHEN "0000000000000001" => Result <= Reg1+Reg2;
28
29         WHEN "0000000000000010" =>
30           if Reg1<Reg2 THEN
31             neg<='1';
32             Result <= Reg2-Reg1;
33           else
34             Result<= Reg1-Reg2;
35             neg<='0';
36           end if;
37
38           WHEN "0000000000000100" => Result <= not Reg1;
39             neg<='0';
40
41           WHEN "0000000000001000" => Result <= Reg1 nand Reg2;
42
43           WHEN "0000000000010000" => Result <= Reg1 nor Reg2;
44
45           WHEN "0000000000100000" => Result <= Reg1 and Reg2;
46
47           WHEN "0000000001000000" => Result <= Reg1 or Reg2;
48
49           WHEN "0000000010000000" => Result <= Reg1 xor Reg2;
50
51           WHEN "0000000100000000" => Result <= Reg1 xnor Reg2;
52
53           WHEN OTHERS =>
54             end case;
55           end if;
56         end process;
57       R <= Result (7 downto 0);
58     end calculation;

```



We can be sure that the waveform for part 1 is fine as it matches with the normal ALU waveform.

Part 2:

For the second part or the second problem we had to modify the ALU VHDL code to match what the problem we were assigned asked for. In my case it was problem a which asked for the following:

Function #	Operation / Function
1	Increment A by 2
2	Shift B to right by two bits, input bit = 0 (SHR)
3	Shift A to right by four bits, input bit = 1 (SHR)
4	Find the smaller value of A and B and produce the results ($\text{Min}(\mathbf{A}, \mathbf{B})$)
5	Rotate A to right by two bits (ROR)
6	Invert the bit-significance order of B
7	Produce the result of XORing A and B
8	Produce the summation of A and B , then decrease it by 4
9	Produce all high bits on the output

Some of the things asked for are self explanatory such as function 1, 4, 7 and 8 while the rest are a bit more complicated. For function 2 and 3 they ask us to shift a bit by number by a certain number of bits, for example the number 1011 shifted right by 2 would be 0010 and if the input bit is 1 then it would be 1110, there is a built in function for quartus to do this and that was used for this problem and also a built in function was used for problem 5 as well that asks us to rotate A by two bits. What rotating a bit means simply changing the position of the bit with it's adjacent bit.



For function 6 it asks to invert bit significance and that simply means to reverse a bit so if it's 1011 then it would become 1101 and so on and finally for function 9 it asks to produce all high bits and that just means to output only 1s.

The altered ALU VHDL along with the circuit and waveform looked as follows:

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_UNSIGNED.ALL;
4  use IEEE.NUMERIC_STD.ALL;
5
6  entity ALUProbl is
7  port( Clock : in std_logic;
8        A,B : in unsigned(7 downto 0);
9        student_id : in unsigned(8 downto 0);
10       OP : in unsigned (15 downto 0);
11       Neg : out std_logic;
12       R : out unsigned(7 downto 0));
13  end ALUProbl;
14
15  architecture calculation of ALUProbl is
16  signal Reg1,Reg2,Result:unsigned(7 downto 0):=(others=>'0');
17  signal Reg4 : unsigned(7 downto 0);
18
19  begin
20  Reg1 <= A;
21  Reg2 <= B;
22  Reg4 <= "11111111";
23  process(Clock, OP)
24  begin
25  if(rising_edge(Clock)) THEN
26  case OP is
27  WHEN "0000000000000001" => Result <= Reg1 + 2;
28
29  WHEN "0000000000000010" =>
30      Result <= shift_right(Reg2,2);
31
32  WHEN "0000000000000100" =>
33      --Result <= shift_right(Reg1, 4);
34      Result <= "1111" & Reg1(7 downto 4);
35  WHEN "0000000000001000" =>
36      if Reg1>Reg2 THEN
37          Result<=Reg2;
38      else
39          Result<=Reg1;
40      end if;
41
42  WHEN "0000000000010000" => Result <= Reg1 ROR 2;
43
44  WHEN "0000000000100000" => Result <= (Reg2(0) & Reg2(1) & Reg2(2) & Reg2(3) & Reg2(4) & Reg2(5) & Reg2(6) & Reg2(7));
45
46  WHEN "0000000001000000" => Result <= Reg1 xor Reg2;
47
48  WHEN "0000000010000000" => Result <= (Reg1+Reg2)-4;
49
50  WHEN "0000000100000000" => Result <= Reg4;
51
52  WHEN OTHERS =>
53      end case;
54  end if;
55  end process;
56  R <= Result (7 downto 0);
57  end calculation;

```

The waveform was checked by hand and online calculators and everything is correctly done.

Part 3:

Part 3 or problem 3 is similar to the first 2 but in this one the ALU is modified more so than part 2. The modifications in this part are related to inputs, outputs and the functionality. For the inputs, A and B are no longer the main focus; it's instead student numbers input from the FSM and for the output there are no longer calculations being done but rather a check for odd or even for the bits in the student number. Finally the functionality of the ALU is changed similarly to how it was changed in part 2.

The final ALU VHDL along with the corresponding waveform and circuit are below:

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_UNSIGNED.ALL;
4  use IEEE.NUMERIC_STD.ALL;
5
6  entity ALUProb2 is
7  port( Clock : in std_logic;
8        A,B : in unsigned(7 downto 0);
9        student_id : in unsigned(3 downto 0);
10       OP : in unsigned (15 downto 0);
11       yn : out std_logic);
12  end ALUProb2;
13
14  architecture calculation of ALUProb2 is
15  signal Reg1,Reg2:unsigned(7 downto 0):=(others=>'0');
16  signal student :std_logic_vector(3 downto 0);
17  begin
18  Reg1 <= A;
19  Reg2 <= B;
20  student<= std_logic_vector(student_id);
21  process(Clock, OP)
22  begin
23      if(rising_edge(Clock)) THEN
24          case OP is
25              WHEN "0000000000000001" =>
26
27                  if student(0) = '1' THEN
28                      yn<='1';
29                  else
30                      yn<='0';
31                  end if;
32
33              WHEN "0000000000000010" =>
34                  yn<='0';
35                  if student(0) = '1' THEN
36                      yn<='1';
37                  else
38                      yn<='0';
39                  end if;
40
41              WHEN "0000000000000100" =>
42
43                  if student(0) = '1' THEN
44                      yn<='1';
45                  else
46                      yn<='0';
47                  end if;
48
49              WHEN "0000000000001000" =>
50
51                  if student_id mod 2 = 1 THEN
52                      yn<='1';
53                  else
54                      yn<='0';
55                  end if;
56
57              WHEN "0000000000010000" =>
58
59                  if student_id mod 2 = 1 THEN
60                      yn<='1';
61                  else
62                      yn<='0';

```

```

WHEN "0000000000100000" =>

    if student(0) = '1' THEN
        yn<='1';
    else
        yn<='0';
    end if;

WHEN "0000000001000000" =>

    if student(0) = '1' THEN
        yn<='1';
    else
        yn<='0';
    end if;

WHEN "0000000010000000" =>


    if student(0) = '1' THEN
        yn<='1';
    else
        yn<='0';
    end if;


WHEN "0000000100000000" =>

    if student(0) = '1' THEN
        yn<='1';
    else
        yn<='0';
    end if;

WHEN OTHERS =>
    end case;
end if;
end process;
end calculation;

```





The waveform is supposed to output a high at YN when the student number is odd and at first glance the output is not correct but in reality it's just shifted to the right due to the inherent delay which means the output and waveform is in fact correct.

Conclusion:

The lab helped give a better understanding of how ALU functions and also the various components needed to make it function, we learned more of how an ALU works in relation to the microcodes. This lab also helped clarify more concepts from previous labs as it was an amalgamation of everything we had done before along with newer concepts of this lab. This lab also showed how various different components come together to make something much larger through the implementation of our block diagram and also how these different components affect each other in various ways.