

Computer-Aided VLSI System Design Homework 5 Report

Due Tuesday, Dec. 5, 14:00

Student ID: R12K41025

Student Name: 杜冠廷


APR Results

1. Fill in the blanks below.

Design Stage	Description	Value
P&R	Number of DRC violations (ex: 0) (Verify -> Verify Geometry...)	0
	Number of LVS violations (ex: 0) (Verify -> Verify Connectivity...)	0
	Die Area (μm^2)	489062.43
	Core Area (μm^2)	290445.51
Post-layout Simulation	Clock Period for Post-layout Simulation (ex. 10ns)	5.0
Follow your design in HW3? (If not, specify student ID of the designer or 'from TA')		From TA

Questions and Discussion

1. Attach the snapshot of CCOpt Clock Tree Debugger result (5%).



2. Attach the snapshot of DRC and LVS checking after routing. (5%)

```
*** Starting Verify DRC (MEM: 1363.9) ***  
  
VERIFY DRC ..... Starting Verification  
VERIFY DRC ..... Initializing  
VERIFY DRC ..... Deleting Existing Violations  
VERIFY DRC ..... Creating Sub-Areas  
VERIFY DRC ..... Using new threading  
VERIFY DRC ..... Sub-Area: {0.000 0.000 176.800 176.800} 1 of 16  
VERIFY DRC ..... Sub-Area : 1 complete 0 Viols.  
VERIFY DRC ..... Sub-Area: {176.800 0.000 353.600 176.800} 2 of 16  
VERIFY DRC ..... Sub-Area : 2 complete 0 Viols.  
VERIFY DRC ..... Sub-Area: {353.600 0.000 530.400 176.800} 3 of 16  
VERIFY DRC ..... Sub-Area : 3 complete 0 Viols.  
VERIFY DRC ..... Sub-Area: {530.400 0.000 699.200 176.800} 4 of 16  
VERIFY DRC ..... Sub-Area : 4 complete 0 Viols.  
VERIFY DRC ..... Sub-Area: {0.000 176.800 176.800 353.600} 5 of 16  
VERIFY DRC ..... Sub-Area : 5 complete 0 Viols.  
VERIFY DRC ..... Sub-Area: {176.800 176.800 353.600 353.600} 6 of 16  
VERIFY DRC ..... Sub-Area : 6 complete 0 Viols.  
VERIFY DRC ..... Sub-Area: {353.600 176.800 530.400 353.600} 7 of 16  
VERIFY DRC ..... Sub-Area : 7 complete 0 Viols.  
VERIFY DRC ..... Sub-Area: {530.400 176.800 699.200 353.600} 8 of 16  
VERIFY DRC ..... Sub-Area : 8 complete 0 Viols.  
VERIFY DRC ..... Sub-Area: {0.000 353.600 176.800 530.400} 9 of 16  
VERIFY DRC ..... Sub-Area : 9 complete 0 Viols.  
VERIFY DRC ..... Sub-Area: {176.800 353.600 353.600 530.400} 10 of 16  
VERIFY DRC ..... Sub-Area : 10 complete 0 Viols.  
VERIFY DRC ..... Sub-Area: {353.600 353.600 530.400 530.400} 11 of 16  
VERIFY DRC ..... Sub-Area : 11 complete 0 Viols.  
VERIFY DRC ..... Sub-Area: {530.400 353.600 699.200 530.400} 12 of 16  
VERIFY DRC ..... Sub-Area : 12 complete 0 Viols.  
VERIFY DRC ..... Sub-Area: {0.000 530.400 176.800 699.460} 13 of 16  
VERIFY DRC ..... Sub-Area : 13 complete 0 Viols.  
VERIFY DRC ..... Sub-Area: {176.800 530.400 353.600 699.460} 14 of 16  
VERIFY DRC ..... Sub-Area : 14 complete 0 Viols.  
VERIFY DRC ..... Sub-Area: {353.600 530.400 530.400 699.460} 15 of 16  
VERIFY DRC ..... Sub-Area : 15 complete 0 Viols.  
VERIFY DRC ..... Sub-Area: {530.400 530.400 699.200 699.460} 16 of 16  
VERIFY DRC ..... Sub-Area : 16 complete 0 Viols.  
  
Verification Complete : 0 Viols.  
  
*** End Verify DRC (CPU: 0:00:01.3 ELAPSED TIME: 1.00 MEM: 17.0M) ***
```

```
***** End: VERIFY CONNECTIVITY *****  
Verification Complete : 0 Viols. 0 Wrngs.  
(CPU Time: 0:00:00.4 MEM: 10.000M)
```

3. Attach the snapshot of the timing report for **setup time and hold time** with no timing violation (post-route). (5%)

timeDesign Summary						
Setup views included: av_func_mode_max						
Setup mode	all	reg2reg	in2reg	reg2out	in2out	default
WNS (ns):	0.059	0.059	0.119	1.131	N/A	0.000
TNS (ns):	0.000	0.000	0.000	0.000	N/A	0.000
Violating Paths:	0	0	0	0	N/A	0
All Paths:	649	319	427	16	N/A	0
DRVs	Real		Total			
	Nr nets(terms)	Worst Vio	Nr nets(terms)			
max_cap	0 (0)	0.000	0 (0)			
max_tran	0 (0)	0.000	0 (0)			
max_fanout	0 (0)	0	0 (0)			
max_length	0 (0)	0	0 (0)			
Density: 37.576% (100.000% with Fillers)						
Total number of glitch violations: 0						

timeDesign Summary						
Hold views included: av_func_mode_max						
Hold mode	all	reg2reg	in2reg	reg2out	in2out	default
WNS (ns):	0.356	0.356	2.254	3.052	N/A	0.000
TNS (ns):	0.000	0.000	0.000	0.000	N/A	0.000
Violating Paths:	0	0	0	0	N/A	0
All Paths:	649	319	427	16	N/A	0
Density: 37.576% (100.000% with Fillers)						

4. Show the critical path after post-route optimization. What is the path type? (10%)
(The slack of the critical path should match the smallest slack in the timing report)

```
#####
# Generated by:      Cadence Innovus 17.11-s080_1
# OS:                Linux x86_64(Host ID cad27)
# Generated on:      Wed Nov 29 19:12:19 2023
# Design:            core
# Command:           report_timing -max_path 1
#####
Path 1: MET Hold Check with Pin Gx_r_reg_0__7_/CK
Endpoint:  Gx_r_reg_0__7_/D (^) checked with leading edge of 'i_clk'
Beginpoint: Gx_r_reg_0__7_/Q (^) triggered by leading edge of 'i_clk'
Path Groups: {reg2reg}
Analysis View: av_func_mode_max
Other End Arrival Time      0.532
+ Hold                      0.005
+ Phase Shift               0.000
- CPPR Adjustment          0.000
+ Uncertainty               0.100
= Required Time             0.637
Arrival Time                0.954
Slack Time                  0.317
  Clock Rise Edge           0.000
  + Clock Network Latency (Prop) 0.532
  = Beginpoint Arrival Time 0.532
+-----+-----+-----+-----+-----+-----+
| Instance | Arc | Cell | Delay | Arrival Time | Required Time |
+-----+-----+-----+-----+-----+-----+
| Gx_r_reg_0__7_ | CK ^ |  |  | 0.532 | 0.214 |
| Gx_r_reg_0__7_ | CK ^ -> Q ^ | DFFRHQX4 | 0.260 | 0.792 | 0.474 |
| U4042 | B1 ^ -> Y ^ | A022X2 | 0.162 | 0.954 | 0.637 |
| Gx_r_reg_0__7_ | D ^ | DFFRHQX4 | 0.000 | 0.954 | 0.637 |
+-----+-----+-----+-----+-----+-----+

```

5. Attach the snapshot of GDS stream out messages. (10%)

```
Merging with GDS libraries
Scanning GDS file library/gds/tsmc13gfsg_fram.gds to register cell name .....
Scanning GDS file library/gds/tpz013g3_v1.1.gds to register cell name .....
Scanning GDS file sram_lef/sram_4096x8.gds to register cell name .....
Merging GDS file library/gds/tsmc13gfsg_fram.gds .....
***** Merge file: library/gds/tsmc13gfsg_fram.gds has version number: 5.
***** Merge file: library/gds/tsmc13gfsg_fram.gds has units: 1000 per micron.
***** unit scaling factor = 1 *****
Merging GDS file library/gds/tpz013g3_v1.1.gds .....
***** Merge file: library/gds/tpz013g3_v1.1.gds has version number: 5.
***** Merge file: library/gds/tpz013g3_v1.1.gds has units: 1000 per micron.
***** unit scaling factor = 1 *****
Merging GDS file sram_lef/sram_4096x8.gds .....
***** Merge file: sram_lef/sram_4096x8.gds has version number: 5.
***** Merge file: sram_lef/sram_4096x8.gds has units: 1000 per micron.
***** unit scaling factor = 1 *****
#####Streamout is finished!


```

6. Attach the snapshot of the final area result. (5%)

```
***** Analyze Floorplan *****
Die Area(um^2) : 489062.43
Core Area(um^2) : 290445.51
Chip Density (Counting Std Cells and MACROs and IOs): 53.654%
Core Density (Counting Std Cells and MACROs): 90.345%
Average utilization : 100.000%
Number of instance(s) : 13322
Number of Macro(s) : 1
Number of IO Pin(s) : 33
Number of Power Domain(s) : 0
***** Estimation Results *****

```


7. Attach the snapshot of your final layout **after adding core filler**. (Remember to switch to **Physical view** and make Pin Shapes visible) (10%)



8. What is your strategy for floorplanning (especially for placing the SRAMs)? What is the reason behind it? (10%)

In this design, there is only one 4096x8 SRAM, and it is placed at the boundary of the core to ensure it receives a sufficient power supply. Additionally, all macros are positioned at the corners to simplify routing whenever possible.