# Computer-Aided VLSI System Design Homework 5 Report

Due Tuesday, Dec. 5, 14:00

Student ID: R12K41025 Student Name: 杜冠廷


### **APR Results**

### 1. Fill in the blanks below.

Design Stage	Description	Value
P&R	Number of DRC violations (ex: 0)	0
	(Verify -> Verify Geometry)	
	Number of LVS violations (ex: 0)	0
	(Verify -> Verify Connectivity)	
	Die Area (um²)	489062.43
	Core Area (um²)	290445.51
Post-layout	Clock Period for Post-layout Simulation (ex. 10ns)	5.0
Simulation		
Follow your design in HW3?		From TA
(If not, specify student ID of the designer or 'from TA')		

## **Questions and Discussion**

1. Attach the snapshot of CCOpt Clock Tree Debugger result (5%).



#### 2. Attach the snapshot of DRC and LVS checking after routing. (5%)

```
*** Starting Verify DRC (MEM: 1363.9) ***
 VERIFY DRC ..... Starting Verification
 VERIFY DRC ..... Initializing
 VERIFY DRC ..... Deleting Existing Violations
 VERIFY DRC ..... Creating Sub-Areas
 VERIFY DRC ..... Using new threading
 VERIFY DRC ..... Sub-Area: {0.000 0.000 176.800 176.800} 1 of 16
 VERIFY DRC ..... Sub-Area: [0.000 0.000 175.355]
VERIFY DRC ..... Sub-Area: 1 complete 0 Viols.
VERIFY DRC ..... Sub-Area: {176.800 0.000 353.600 176.800} 2 of 16
VERIFY DRC ..... Sub-Area: 2 complete 0 Viols.
VERIFY DRC ..... Sub-Area: {353.600 0.000 530.400 176.800} 3 of 16
 VERIFY DRC ..... Sub-Area : 3 complete 0 Viols.
 VERIFY DRC ..... Sub-Area: {530.400 0.000 699.200 176.800} 4 of 16
 VERIFY DRC ..... Sub-Area : 4 complete 0 Viols.
 VERIFY DRC ..... Sub-Area: {0.000 176.800 176.800 353.600} 5 of 16
 VERIFY DRC ..... Sub-Area : 5 complete 0 Viols.
 VERIFY DRC ...... Sub-Area: {176.800 176.800 353.600 353.600} 6 of 16
 VERIFY DRC ..... Sub-Area : 6 complete 0 Viols.

VERIFY DRC ..... Sub-Area : 353.600 176.800 530.400 353.600} 7 of 16

VERIFY DRC ..... Sub-Area : 7 complete 0 Viols.


VERIFY DRC ..... Sub-Area : {530.400 176.800 699.200 353.600} 8 of 16
 VERIFY DRC ..... Sub-Area : 8 complete 0 Viols.
 VERIFY DRC ..... Sub-Area: {0.000 353.600 176.800 530.400} 9 of 16
 VERIFY DRC ..... Sub-Area : 9 complete 0 Viols.
 VERIFY DRC ..... Sub-Area: {176.800 353.600 353.600 530.400} 10 of 16
 VERIFY DRC ..... Sub-Area : 10 complete 0 Viols.
 VERIFY DRC ..... Sub-Area: {353.600 353.600 530.400 530.400} 11 of 16
 VERIFY DRC ..... Sub-Area : 11 complete 0 Viols.
VERIFY DRC ..... Sub-Area: {530.400 353.600 699.200 530.400} 12 of 16
VERIFY DRC ..... Sub-Area : 12 complete 0 Viols.
VERIFY DRC ..... Sub-Area: {0.000 530.400 176.800 699.460} 13 of 16
 VERIFY DRC ..... Sub-Area : 13 complete 0 Viols.
 VERIFY DRC ..... Sub-Area: {176.800 530.400 353.600 699.460} 14 of 16
 VERIFY DRC ..... Sub-Area : 14 complete 0 Viols.
 VERIFY DRC ..... Sub-Area: {353.600 530.400 530.400 699.460} 15 of 16
 VERIFY DRC ..... Sub-Area: 15 complete 0 Viols.
VERIFY DRC ..... Sub-Area: {530.400 530.400 699.200 699.460} 16 of 16
 VERIFY DRC ..... Sub-Area : 16 complete 0 Viols.
 Verification Complete: 0 Viols.
*** End Verify DRC (CPU: 0:00:01.3 ELAPSED TIME: 1.00 MEM: 17.0M) ***
```

```
****** End: VERIFY CONNECTIVITY ******

Verification Complete : 0 Viols. 0 Wrngs.

(CPU Time: 0:00:00.4 MEM: 10.000M)
```

3. Attach the snapshot of the timing report for **setup time and hold time** with no timing violation (post-route). (5%)



4. Show the critical path after post-route optimization. What is the path type? (10%) (The slack of the critical path should match the smallest slack in the timing report)

```
Cadence Innovus 17.11-s080_1
Linux x86_64(Host ID cad27)
   05:
#
   Generated on:
                         Wed Nov 29 19:12:19 2023
   Design:
                         core
Path 1: MET Hold Check with Pin Gx_r_reg_0__7_/CK
Endpoint: Gx_r_reg_0__7_/D (^) checked with leading edge of 'i_clk'
Beginpoint: Gx_r_reg_0__7_/Q (^) triggered by leading edge of 'i_clk'
Path Groups: {reg2reg}
Analysis View: av_func_mode_max
Other End Arrival Time
                                    0.532
+ Hold
                                    0.005
                                    0.000
  Phase Shift
  CPPR Adjustment
                                    0.000
  Uncertainty
                                    0.100
  Required Time
                                    0.637
  Arrival Time
                                    0.954
  Slack Time
Clock Rise Edge
                                    0.317
                                         0.000
      + Clock Network Latency (Prop)
                                         0.532
      = Beginpoint Arrival Time
                                         0.532
           Instance
                                             Cell
                                                       Delay
                                                                Arrival
                                                                           Required
                                                                             Time
                                                                 Time
                          CK ^
        Gx_r_reg_0__7_
                                                                  0.532
                                                                              0.214
                           CK ^
        Gx_r_reg_0__7_
U4042
                                -> Q
                                          DFFRHQX4
                                                       0.260
                                                                  0.792
                                                                              0.474
                           B1 ^
                                                                              0.637
                                          A022X2
                                                                  0.954
                                                       0.162
        Gx_r_reg_0__7
                           D
                                          DFFRHQX4
                                                       0.000
                                                                  0.954
                                                                              0.637
```

5. Attach the snapshot of GDS stream out messages. (10%)

```
Merging with GDS libraries
Scanning GDS file library/gds/tsmc13gfsg_fram.gds to register cell name .....
Scanning GDS file library/gds/tpz013g3_v1.1.gds to register cell name .....

Scanning GDS file sram_lef/sram_4096x8.gds to register cell name .....

Merging GDS file library/gds/tsmc13gfsg_fram.gds .....

****** Merge file: library/gds/tsmc13gfsg_fram.gds has version number: 5.

****** Merge file: library/gds/tsmc13gfsg_fram.gds has units: 1000 per micron.

****** unit scaling factor = 1 ******

Merging GDS file library/gds/tpz013g3_v1.1.gds .....

******* Merge file: library/gds/tpz013g3_v1.1.gds has version number: 5.

******* Merge file: library/gds/tpz013g3_v1.1.gds has units: 1000 per micron.

******* unit scaling factor = 1 ******

Merging GDS file sram_lef/sram_4096x8.gds .....

******* Merge file: sram_lef/sram_4096x8.gds has version number: 5.


******* Merge file: sram_lef/sram_4096x8.gds has units: 1000 per micron.

******* unit scaling factor = 1 ******

#######Streamout is finished!
```

6. Attach the snapshot of the final area result. (5%)

7. Attach the snapshot of your final layout **after adding core filler**. (Remember to switch to **Physical view** and make Pin Shapes visible) (10%)



8. What is your strategy for floorplanning (especially for placing the SRAMs)? What is the reason behind it? (10%)

In this design, there is only one 4096x8 SRAM, and it is placed at the boundary of the core to ensure it receives a sufficient power supply. Additionally, all macros are positioned at the corners to simplify routing whenever possible.