## **Computer-Aided VLSI System Design**

# **Homework 4: IoT Data Filtering**

Graduate Institute of Electronics Engineering, National Taiwan University



## Goals




- In this homework, you will learn
  - Generate patterns for testing
  - Optimizing the trade-off between power consumption, operating frequency, and area
  - Use primetime to estimate power
  - Learn to design an architecture for processing data with long bit lengths
  - Learn to efficiently access the look-up table and accelerate its throughput

## Introduction




 You are asked to design a IoT Data Filtering (IOTDF), which can processor large IoT data from the sensors, and output the result in real-time [1]



## **Block Diagram**






# **Design Description**



- The sensor data is a 128-bit unsigned data, which is divided in 16 8-bit partial data for IOTDF fetching.
- Only 60 data are required to fetch for each function simulation.



# Input/Output





| Signal Name | I/O | Width | Simple Description                                                                                                                                                                                                      |
|-------------|-----|-------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| clk         | I   | 1     | Clock signal in the system (positive edge trigger). All inputs are synchronized with the positive edge clock. All outputs should be synchronized at clock rising edge                                                   |
| rst         | I   | 1     | Active high asynchronous reset.                                                                                                                                                                                         |
| in_en       | I   | 1     | Input enable signal.  When busy is low, in_en is turned to high for fetching new data.  Otherwise, in_en is turned to low if busy is high.  If all data are received, in_en is turned to low to the end of the process. |
| iot_in      | l   | 8     | IoT input signal. Need 16 cycles to transfer one 128-bit data. The number of data is.                                                                                                                                   |
| fn_sel      | I   | 3     | Function Select Signal. There are 5 functions supported in IOTDF. For each simulation, only 1 function is selected for data processing.                                                                                 |
| iot_out     | 0   | 128   | IoT output signal. One cycle for one data output.                                                                                                                                                                       |
| busy        | 0   | 1     | IOTDF busy signal (explained in description for in_en)                                                                                                                                                                  |
| valid       | 0   | 1     | IOTDF output valid signal Set high for valid output                                                                                                                                                                     |

# **Specification (1)**



IOTDF is initialized between T0~T1...







# **Specification (2)**



 in\_en is set to high and start to input IoT data P\_00[127:120] if busy is low at T1.







# **Specification (3)**



 in\_en is kept to high and input IoT data P\_00[119:112] if busy is low at T2.







# **Specification (4)**



in\_en is kept to high and input IoT data P\_00[7:0] if busy is low at T3.







# **Specification (5)**



 in\_en is set to low and IoT data is set to 0 (stop streaming in data) if busy is high at T4.







# **Specification (6)**



 There are 16 cycles between T1~T4 for one IoT data. You can set busy to high to stop steaming in data if you want.







# **Specification (7)**



You have to set valid to high if you want to output iot\_out.






iot\_out

# **Specification (8)**



The whole processing time can't exceed 1000000 cycles.



iot\_out

[127:0]

**T6** 

## **Functions**




|    | Fn_sel | Functions   |  |  |
|----|--------|-------------|--|--|
| F1 | 3'b001 | Encrypt(N)  |  |  |
| F2 | 3'b010 | Decrypt(N)  |  |  |
| F3 | 3'b011 | CRC_gen(N)  |  |  |
| F4 | 3'b100 | Bin2Gray(N) |  |  |
| F5 | 3'b101 | Gray2Bin(N) |  |  |

# F1: Encrypt(N)



Use the DES algorithm to encrypt 64-bit data [2]



# **Data Encryption Standard (DES)**





- Development
  - IBM's creation, 1970s
  - Adopted by NIST in 1977
- Application
  - Prevailing encryption for years
  - Basis for modern ciphers
- Security
  - Susceptible to brute-force
  - Superseded by Advanced Encryption Standard (AES)

## **DES Workflow**



- Require 16 rounds of encryption
- Each round needs a different subkey
- The orange box represents a LUT
- Final permutation is the inverse of the initial permutation





## **Permutation Table**



- Excel file for the Permutation Table is located in the "permutations" folder
- Name of the Excel file matches the table name
  - Ex: Initial permutation corresponds to Initial\_permutation.xlsx


| 4  | A            | В           |  |
|----|--------------|-------------|--|
| 1  | Output index | Input index |  |
| 2  | 55           | 7           |  |
| 2  | 54           | 15          |  |
| 4  | 53           | 23          |  |
| 5  | 52           | 31          |  |
| б  | 51           | 39          |  |
| 7  | 50           | 47          |  |
| 8  | 49           | 55          |  |
| 9  | 48           | 63          |  |
| 10 | 47           | б           |  |
| 11 | 46           | 14          |  |
| 12 | 45           | 22          |  |
| 13 | 44           | 30          |  |

# **Details Of Key Generator**



- Main key is processed through the PC1 LUT to form the cipher key, then splited into left and right halves for circular shift left
- Each round has different shift amount, following the shifting rule


After passing through the PC2 LUT, the sub-key required for




## **Details Of Each Round**



Details of F function is on the next slide






## **F** Function



- The Expansion LUT transforms a 32-bit input into a 48-bit output
- S-boxes convert a 6-bit input into a 4-bit output



## S-box



- Excel files for S1 to S8 are located in the 'S\_boxes' folder
- The method of S-box reading is as follows

6-bit input data

110010

Row number

1 y y y y 0

Column number

x 1 0 0 1 x


| A | A                   | В      | С      | D      | Е      | F      | G      | Н      | I      | J      | K             | L                 | M      | N      | 0      | P      | Q      |
|---|---------------------|--------|--------|--------|--------|--------|--------|--------|--------|--------|---------------|-------------------|--------|--------|--------|--------|--------|
| 1 | S1                  | x0000x | x0001x | x0010x | x0011x | x0100x | x0101x | x0110x | x0111x | x1000x | x1001x        | x1010x            | x1011x | x1100x | x1101x | x1110x | x1111x |
| 2 | 0ууууу0             | 14     | 4      | 13     | 1      | 2      | 15     | 11     | 8      | 3      | 10            | 6                 | 12     | . 5    | ς      | 0      | 7      |
| 3 | 0уууу1              | 0      | 15     | 7      | 4      | 14     | 2      | 13     | 1      | 10     | <del></del> 6 | <mark>-</mark> 12 | 11     | 9      | 5      | 5 3    | 8      |
| 4 | 1 <del>yyyy</del> 0 | 4      | 1      | 14     | 8      | 13     | 6      | 2      | . 11   | 15     | 12            | ; g               | 7      | 3      | 10     | 5      | 0      |
| 5 | 1уууу1              | 15     | 12     | 8      | 2      | . 4    | 9      | 1      | 7      | 7 5    |               | <mark>-</mark> 3  | 14     | 10     | (      | ) 6    | 13     |

4-bit output data 1 1 0 0

# F2: Decrypt(N)



- Use the DES algorithm to decrypt 64-bit data
- Operation process is similar to Encrypt, with the only difference being the usage order of the sub-keys, changing from 1~16 to 16~1



## F3: CRC\_gen(N)



- Generate a CRC checksum [3]
- Generator polynomial = x<sup>3</sup> + x + 1
  - This assignment focuses on this Generator polynomial
- Place 3-bit calculation result in iot\_out[2:0], and fill the rest with zeros

Assume input data: 1101

CRC Outcome: iot\_out[2:0] = 001

 $\begin{array}{r}
1111\\
1011 \overline{\smash)1101000}\\
\underline{1011}\\
1110\\
\underline{1011}\\
1010\\
\underline{1011}\\
001
\end{array}$ 

Note: 4 bit for example

# F4: Bin2Gray(N)



Converts data from binary to gray code [4]

Binary number:  $b_n b_{n-1} ... b_1 b_0$ 

Gray code: g<sub>n</sub>g<sub>n-1</sub>...g<sub>1</sub>g<sub>0</sub>

Algorithm (⊕ means XOR)

$$g_n = b_n$$

$$g_{n-1}=b_n\oplus b_{n-1}$$

....

$$g_1=b_2\oplus b_1$$

$$g_0 = b_1 \oplus b_0$$

Example:

Binary number = 1101

$$g_3 = b_3 = 1$$

$$g_2 = b_3 \oplus b_2 = 0$$

$$g_1 = b_2 \oplus b_1 = 1$$

$$g_0 = b_1 \oplus b_0 = 1$$

Gray code = 1011

Note: 4 bit for example

# F5: Gray2Bin(N)



Converts data from gray code to binary [5]

Binary number:  $b_n b_{n-1} ... b_1 b_0$ 

Gray code: g<sub>n</sub>g<sub>n-1</sub>...g<sub>1</sub>g<sub>0</sub>

Algorithm (⊕ means XOR)

$$b_n = g_n$$

$$b_{n-1}=g_{n-1}\oplus g_n$$

....

$$b_1 = g_1 \oplus g_2 \oplus g_3 \dots \oplus g_n$$

$$b_0 = g_0 \oplus g_1 \oplus g_2 \oplus g_3 ... \oplus g_n$$

Example:

Gray code = 1011

$$b_3 = g_3 = 1$$

$$b_2=g_2\oplus g_3=1$$

$$b_1=g_1\oplus g_2\oplus g_3=0$$

$$b_0 = g_0 \oplus g_1 \oplus g_2 \oplus g_3 = 1$$

Binary number = 1101

Note: 4 bit for example

#### IOTDF.v



```
timescale 1ns/10ps
module IOTDF( clk, rst, in_en, iot_in, fn_sel, busy, valid, iot_out);
input
              clk;
input
              rst;
input
             in_en;
input [7:0] iot_in;
input [2:0] fn sel;
output
              busy;
output
              valid;
output [127:0] iot_out;
endmodule
```

## rtl\_01.f



#### Filelist

## **02\_SYN**



IOTDF\_DC.sdc

```
# operating conditions and boundary conditions #

create_clock -name clk -period 6.5 [get_ports clk] ;#Modify period by yourself
```

- Run the command to do synthesis
  - syn.tcl needs to be written by yourself (can refer to hw3)

dc\_shell-t -f syn.tcl | tee syn.log

## rtl\_03.f



#### Filelist

# runall\_rtl & runall\_syn



runall\_rtl

```
vcs -f rtl_01.f -full64 -R +v2k -sverilog –v2005 \
-debug_access+all +define+p1+F1 | tee rtl_F1.log
```

runall\_syn

```
vcs -f rtl_03.f -full64 -R +v2k -debug_access+all \
+define+SDF+p1+F1 +neg_tchk | tee rtl_syn_F1.log
```

## testfixture.v



P2 is for hidden pattern

```
`timescale 1ns/10ps
`define SDFFILE "./IOTDF_syn.sdf" //Modify your sdf file name
`define CYCLE 6.5 //Modify your CYCLE
`define DEL 1.0
`define PAT_NUM 60
`define End_CYCLE 1000000
```

```
`elsif p2 // modify the following number according to your pattern
localparam PAT_NUM = 60;
localparam F1_NUM = 60;
localparam F2_NUM = 60;
localparam F3_NUM = 60;
localparam F4_NUM = 60;
localparam F5_NUM = 60;
```

## **Submission**



Create a folder named studentID\_hw4 and follow the hierarchy below

- Compress the folder studentID\_hw4 in a tar file named studentID\_hw4\_vk.tar (k is the number of version, k =1,2,...)
- Submit to NTU Cool

## Report

TAs will run your design with the reported clock periods

report.txt (record the power and processing time of gate-level

simulation)

```
StudentID: r11943024
Clock period: 5.0 (ns)
Area: 30000.00 (um^2)
f1 time: 10016.50 (ns)
f1 power: 0.9197 (mW)
f2 time: 10016.50 (ns)
f2 power: 0.9197 (mW)
f3 time: 10023.00 (ns)
f3 power: 0.9197 (mW)
f4 time: 10023.00 (ns)
f4 power: 0.9197 (mW)
f5 time: 10016.50 (ns)
f5 power: 0.9197 (mW)
```

# **Grading Policy**



#### Simulation:

|                             | Score |
|-----------------------------|-------|
| RTL simulation              | 40%   |
| Gate-level simulation       | 20%   |
| Hidden pattern (Gate-level) | 10%   |

- Performance: (Use pattern1)
  - Performance = (Power1 × Time1 + ... + Power5 × Time5) × Area Unit: Power(mW), Time(ns), Area(um²)
  - Baseline =  $3 \times 10^{10}$
  - Need to pass hidden pattern to get the score of this part

|                                 | Score |
|---------------------------------|-------|
| Baseline                        | 10%   |
| Ranking (Need to pass Baseline) | 20%   |

#### Area



Area: Cell area from synthesis report (ex. 93677.81um² below)

```
Library(s) Used:
    slow (File: /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db)
Number of ports:
                                         2094
Number of nets:
                                         7021
Number of cells:
                                         5518
Number of combinational cells:
                                         2275
Number of sequential cells:
                                         2756
Number of macros/black boxes:
                                           0
Number of buf/inv:
                                          245
Number of references:
                                          543
Combinational area:
                                 19331.688287
Buf/Inv area:
                                   935.267387
Noncombinational area:
                                 74346.119583
Macro/Black Box area:
                                     0.000000
Net Interconnect area:
                           undefined (No wire load specified)
                                93677.807871
Total cell area:
                            undefined
Total area:
```

## **Time**



Time: processing time from simulation (ex. 6493.50ns below)

#### **Power**



 Power: Use below command to analyze the power. (Need to source the following .cshrc file first!) (ex. 2.948 mW below)

Unix% source /usr/cad/synopsys/CIC/primetime.cshrc Unix% pt\_shell -f ./pt\_script.tcl | tee pp.log

```
Net Switching Power = 4.176e-05
                                      (1.42\%)
  Cell Internal Power = 2.837e-03
                                      (96.24\%)
  Cell Leakage Power
                       = 6.923e-05
                                      (2.35\%)
                       = 2.948e-03
                                     100.00%)
Total Power
X Transition Power
                       = 3.541e-06
Glitching Power
                            0.0000
Peak Power
                            2.2013
Peak Time
                             6.500
```

# **Grading Policy**



- TA will use runall\_rtl and runall\_syn to run your code at RTL and gate-level simulation.
- Do not memorize the answers directly in any way
- No delay submission is allowed
- Lose 5 point for any wrong naming rule or format for submission
- No plagiarism

## **Hints**

- Clock gating
- Register sharing
- Pipelining
- Reasonably use LUT

## References



- [1] Reference for IOTDF concept
  - IC Design Contest, 2019.
- [2] Reference for DES algorithm
  - DES Algorithm HackMD
- [3] Reference for CRC calculation
  - On-line CRC calculation and free library Lammert Bies
- [4] Reference for Bin2Gray
  - Conversion of Binary to Gray Code<br/>
     (tutorialspoint.com)
- [5] Reference for Gray2Bin
  - Conversion of Gray Code to Binary<br/>
     (tutorialspoint.com)