Start by filling in instructions in the first column after register renaming, and then fill in the timeline. Physical registers are allocated in the order of: p0, p1, p2, p3, p4, ...

Cycle 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25

^{*} All instructions have already been dispatched so there will only be EX, MEM, WB stages (no IF or ID).

^{*} Before the loop, s0 is already mapped to p10 and s1 to p11. Both p10 and p11 are ready at this point.