Code No: 153AG

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B.Tech II Year I Semester Examinations, September - 2021 COMPUTER ORGANIZATION AND ARCHITECTURE

(Computer Science and Engineering)

Time: 3 hours Max. Marks: 75

Answer any five questions All questions carry equal marks

- Draw the block diagram of a digital computer and explain the purpose of each part.
 - Design a 4-bit combinational circuit decrementer using four full-adder circuits. b) [6+9]
- 2. What are the common fields found in instruction format? Explain various instruction formats based on types of CPU Organization? [15]
- Perform the arithmetic operation (+41)+(-13) and (-41)-(-13) in binary using signed 2's 3. complement representation for negative numbers. [15]
- Draw the block diagram of a typical DMA controller and explain. 4.a)
 - Explain Daisy-Chain priority interrupt in detail. b)

[8+7]

- Construct a diagram for a 4×4 omega Switching network. Show the switch setting 5.a) required to connect input 3 to output 1.
 - Give a brief note on mutual exclusion with a semaphore. b)

[9+6]

- Differentiate between computer organization and computer architecture. 6.a)
 - Explain the Stored Program organization in detail. b)

[7+8]

- Explain the microprogram sequencer for a control memory with a neat diagram. 7. [15]
- 8. Derive an algorithm in flowchart form for adding and subtracting two fixed point binary numbers when negative numbers are in the signed-2's complement representation. [15]

---00O00---