

Digital Integrated Circuits

#Homework 1 2023.02.24 (Due:03.08 15:30; in the class)

/* Using 32 nm CMOS devices with $V_{DD}=0.9\text{ V}$, $W_{min}=64\text{ nm}$, $L_{min}=32\text{ nm}$ with resolution of 1 nm ; there are three kinds of V_t : High V_t , medium V_t and low V_t CMOS*/

(1) Inverter (40%)

- Keep L equal L_{min} , design the W of each device (**in table form**) using medium V_t and high V_t (two cases) such that the logic threshold of the inverter is at $0.5 V_{DD}$. Discuss your design procedures and the way you choose your MOS dimension.
 - Run SPICE to verify your results.
- (2) Design a CMOS Schmitt trigger shown at Fig.1 using medium V_t such that $V_{out}=0.5 V_{DD}$ when $V^+ = 0.46-0.49 V_{DD}$, $V^- = 0.44\sim 0.41$ and both rising and falling ΔV are the same. Using medium V_t in your design(60%)

- Give the W/L of each device and V^+ , V^- (**in table form**) of Fig.1. Discuss your design procedures to determine the size of each transistor. (40%)
- Run SPICE to verify your results. Your report must have the figures of VTC and I_{sc} (current from V_{DD} to GND) vs V_{in} (20%)




Fig.1 Schmitt Trigger circuit