

Lab1: Multiply Accumulation Unit Design with SystemC

Kun-Chih (Jimmy) Chen 陳坤志

kcchen@nycu.edu.tw


Institute of Electronics,
National Yang Ming Chiao Tung University



Lab1


Design a multiply accumulate unit

$$Y = A \times B + C$$



Start

- Download MobaXterm
 - https://mobaxterm.mobatek.net/
- MobaXterm installation
- Create Session to connect server account




- SSH -> Remote host -> Specify username -> OK
 - Remote host: 140.117.172.170
 - Specify username : your account (Default is ML+your student ID)


lession settings









- Password (The password will not be displayed on the screen)
 - Default is your student ID





- Create folder required for systemC course
- Upload file to current folder





- %tool
 - Choose 17 to source the license
 - Use enter to return to the menu, then type 0 to quit

```
EDA TOOL SELECTION MENU
  [ 1] Cosmos Scope(64bit)
                                  2015.03
                                                8] PrimeTime-PX
                                                                          2018.06
  [ 2] SoC Encounter
                           ISR4 14.24.000
                                                9] HSPICE
                                                                          2015.06
  [ 3] Virtuoso IC
                                               [10] Design Compiler
                                51.41.151
                                                                     2013.03-sp5
                MMSIM
                                 10.11.412
                                               [11] IC Compiler
                                                                      2017.09-sp2
  [ 4] Incisive Enterprise Simulator
                                              [12] CostomSim (xa)
                                                                          2017.12
       (NC-verilog)
                                14.10.005
                                               [13] NanoSim
                                                                          2013.03
  [ 5] Innovus
                                  2017.11
                                              [14] VCS
                                                                          2017.03
                                              [15] Verdi (nWave)
                                                                          2018.09
  --- Mentor Graphics -----
                                              [16] Platform Architecture 2017.06
  [ 6] ModelSim
                             2017.4 19.14
Please make your selection (0 to quit) ==>
```

- Source file
 - xxx.h
 - xxx.cpp
 - Main.cpp
- Makefile
 - Compile the source file

- Edit your source code by editor (e.g., notepad++,...)
 - MAC.h

```
SC_MODULE( Adder ) {
    sc_in < sc_uint<8> > in1,in2;
    sc_out < sc_uint<9> > out;

void run() {
        // vvvvv put your code here vvvvv

        // ^^^^ put your code here ^^^^^
}

SC_CTOR( Adder ) {
    SC_METHOD( run );
    sensitive << in1 << in2;
}

};</pre>
```

```
SC_MODULE( Multiplier ) {
    sc_in < sc_uint<4> > in1,in2;
    sc_out < sc_uint<8> > out;

void run() {
        // vvvvv put your code here vvvvv
        // ^^^^ put your code here ^^^^^
}

SC_CTOR( Multiplier ) {
    SC_METHOD( run );
    sensitive << in1 << in2;
}

};</pre>
```

- Edit your source code by editor (e.g., notepad++,...)
 - MAC.h

```
SC_MODULE( MAC ) {
    sc in \langle sc uint\langle4\rangle \rangle in1, in2;
    sc in < sc uint<8> > in3;
    sc_out < sc_uint<9> > out;
    Adder *ADD_1;
    Multiplier *MUL_1;
    SC_CTOR( MAC )
         // ^^^^ put your code here ^^^^
```


- cd < file path >
- %make

```
h70153@ZEUS /home/M07/h70153/sys% make
g++ -I . -I /usr/systemc/include -L . -L /usr/systemc/lib-linux64 -o test *.cpp -lsystemc -lm -DSC_INCLUDE_FX
h70153@ZEUS /home/M07/h70153/sys% ■
```

- %< output file name >
 - Execute the systemC code

```
SystemC 2.3.1-Accellera --- Jun 22 2017 17:44:29
        Copyright (c) 1996-2014 by all Contributors,
        ALL RIGHTS RESERVED
                 C
        6
                 105
                         147
                         258
                 255
        12
                 41
                         161
13
                171
                         301
        11
                 227
                         249
        12
                 194
                         266
        8
                 27
                         59
                 141
                         197
Info: /OSCI/SystemC: Simulation stopped by user.
```


Provides the simulation performance and analysis insight for designers to validate the architecture in SystemC at the transaction level




- %tool
 - Choose 16 to source the license
 - Use enter to return to the menu, then type 0 to quit
- %pct & (run on the background)


```
[ 8] PrimeTime-PX
   2] SoC Encounter
                         ISR4 14.24.000
                                               Design Compiler
   3] Virtuoso IC
                              51.41.151
                                                                2013.03-sp5
                              10.11.412
                                               IC Compiler
 [ 4] Incisive Enterprise Simulator
                                               CostomSim (xa)
       (NC-verilog)
                              14.10.005
                                               NanoSim
 [ 5] Innovus
                                2017.11
                                               VCS
                                           [15] Verdi (nWave)
  --- Mentor Graphics -----
                                           [16] Platform Architecture 2017.06
   6] ModelSim
         *************************************
Please make your selection (0 to quit) ==> 16
 ..Source Platform Architecture
Note: COWARE_CXX_COMPILER is set to gcc-5.2.0-64.
Setup is complete for Synopsys Platform Architect
% pct
```

Create project -> Project name -> Project file name -> OK




Import SystemC Modules -> Add







Add required files




Design Browser




- Change protocol of clock port
- Double click Clock -> Click Default -> Choose CLOCK







Repeat the same action to change the clock protocol of Pattern and Monitor block




- Create the block
 - Click and drag to the design window




Use connection tool to connect the block




Block diagram



- Click Clock block -> Set clock period
 - ❖ division -> 5



- Click Reset block -> Set reset period



Run simulation



```
SystemC 2.3.1 --- May 12 2017 20:20:38
  Copyright 1996-2017 by all Contributors,
  ALL RIGHTS RESERVED
A
        В
6
        9
                115
                         169
        15
                74
                         89
12
                205
                         313
        11
                242
                         352
10
        3
                70
                         103
11
12
                84
                        108
8
        11
                         320
                232
        13
                118
                         209
SystemC: simulation stopped by user.
```

Lab Requirement

- Due in one week (2023/05/10)
 - Complete MAC unit.
 - Use Platform Architecture to simulate output result.
 - Upload compressed file which include source codes (all of your file, include PA project file, source code....) to E3@NYCU
 - File name rule: Student ID_Lab1