Computer Organization, Spring 2019

Lab 3: Single Cycle CPU

Due:2019/05/16

1. Goal

Based on Lab 2 (simple single-cycle CPU), add a memory unit to implement a complete single-cycle CPU which can run R-type, I-type and jump instructions.

2. Requirement

- (1) Please use Icarus Verilog and GTKWave as your HDL simulator.
- (2) Please attach your names and student IDs as comment at the top of each file.
- (3) Top module's name and IO port reference Lab2.

Reg_File[29] represents stack point. Initialize Reg_file[29] to 128 while others to 0.

You may add control signals to Decoder, e.g.

- Branch_o
- Jump_o
- MemRead_o
- MemWrite o
- MemtoReg_o

3. Requirement description

Lw instruction

```
memwrite is 0, memread is 1, regwrite is 1
Reg[rt] ← Mem[rs+imm]
```

Sw instruction

```
memwrite is 1, memread is 0 Mem[rs+imm] \leftarrow Reg[rt]
```

Branch instruction

branch is 1 , and decide branch or not by do AND with the zero signal from ALU.

$$PC = PC + 4 + (sign_Imm << 2)$$

Jump instruction

jump is 1

PC = {PC[31:28], address<<2}

NOP instruction

No operation – do nothing

4. Code (80 pts.)

(1) Basic Instruction: (50 pts.)

Lab2 instruction + mul, lw, sw, j, NOP

R-type

١	On[31:26]	Rs[25·21]-	Rt[20:16]	Rd[15·11]	Shamt[10:6]	Func[5:0]
	Op[J1, 20]	113 43.41	$\mathbf{K}_{ij} \angle 0.10j$	Ku 15.11	β α α α α α α α α	1 unc 3.0

I-type

Op[31:26] Rs[25:21]-	Rt[20:16]	Immediate[15:0]
----------------------	-----------	-----------------

Jump

Op[31:26]	Address[25:0]
-----------	---------------

instruction	op[31:26]			
lw	6'b100011	Rs[25:21]	Rt[20:16]	Immediate[15:0]
sw	6'b101011	Rs[25:21]	Rt[20:16]	Immediate[15:0]
j	6'b000010	Address[25:0]		

Mul is R-type instruction

NOP instruction

32 bits 0.

(2) Advance set 1: (10 pts.)

instruction	ор	rs	rs rt rd shamt func			
jal	6'b000011			Address[2	5:0]	
jr	6'b000000	rs	0	0	0	6'b001000

Jal: jump and link

In MIPS, the 31st register is used to save return address for function call.

Reg[31] saves PC+4 and address for jump


Reg[31] = PC + 4
PC = {PC[31:28], address[25:0]
$$<<$$
2}

Jr: jump to the address in the register rs

PC = Reg[rs];

e.g.: In MIPS, return could be used by jr r31 to jump to return address from JAL

Example: when CPU executes function call,



if you want to execute recursive function, you must use the stack point (Reg_File[29]).

First, store the register to memory and load back after function call has been finished. The second testbench CO_P3_test_data2.txt is the Fibonacci function. After it is done, r2 stores the final answer. Please refer to test2.txt.

(3) Advance set 2: (20 pts.)

ble(branch less equal than): if(rs <= rt) then branch

6'b000110 rs	rt	offset
--------------	----	--------

bnez(branch non equal zero): if(rs != 0) then branch (It is same as bne)

6'b000101	rs	0	offset

bltz(branch less than zero): if(rs < 0) then branch

6'b000001 rs	0	offset
--------------	---	--------

li(load immediate)

You don't have to implement it, because it is similar to (and thus can be replaced by) addi.

Ī	6'b001111	0	rt	immediate
L		-	-	

5. Testbench

CO_P3_test_data1.txt tests the **basic instructions** (50 pts.)

CO_P3_test_data2.txt tests the **advanced set 1** (10 pts.).


Please refer to test1.txt and test2.txt for details. The following MIPS code is bubble sort. Please transform the MIPS code to machine code, store the machine code in CO_P3_test_data3.txt and run it (for testing advance set 2 (20 pts.)).

You don't have to submit machine code.

addu	\$t0, \$0, \$0	sw	\$t2, 0(\$t0)
addi	\$t1, \$0, 10	sw	\$t3, 4(\$t0)
addi	\$t2, \$0, 13	li	\$t1, 1
mul	\$t3, \$t1, \$t1	no_swap:	
j Jump		addi	\$t5, \$0, 4
bubble:		subu	\$t0, \$t0, \$t5
li	\$t0, 10	bltz	\$t0, next_turn
li	\$t1, 4	j	inner
mul	\$t4, \$t0, \$t1	next_turn:	
outer:		bnez	\$t1, outer
addi	\$t6, \$0, 8	j	End
subu	\$t0, \$t4, \$t6	Jump:	
li	\$t1, 0	subu	\$t2, \$t2, \$t1
inner:		Loop:	
lw	\$t2, 4(\$t0)	addu	\$t4, \$t3, \$t2
lw	\$t3, 0(\$t0)	beq	\$t1, \$t2, Loop
ble	\$t2,\$t3,no_swap	j	bubble
	-	End:	

6. Reference architecture

This lab might be used extra signal to control. Please draw the architecture you designed on your report.



7. Grade

- (1) Total score: 100 pts. COPY WILL GET A 0 POINT!
- (2) Basic score: 50 pts. Advance set 1: 10 pts. Advance set 2: 20pts
- (3) Report: 20 pts format is in CO_document.docx.
- (4) Delay: 10 pts off per day

8. Hand in your assignment

- (1) Zip your folder and name it as "ID1_ID2.zip" (e.g., 0616001_0616002.zip) before uploading to e3. Other filenames and formats such as *.rar and *.7z are NOT accepted! Multiple submissions are accepted, and the version with the latest time stamp will be graded.
- (2) Please include ONLY Verilog source codes (*.v) and your report (*.pdf) in the zipped folder. There will be many files generated by the simulation tool do not include them; WE NEED ONLY VERILOG SOURCE CODES AND YOUR REPORT!

9. Q&A

For any questions regarding Lab 3, please contact 曾威凱 (<u>k50402k@gmail.com</u>) and 周煥然 (<u>kulugu2@gmail.com</u>).