```
module CPU Core(
   clk,
    reset,
//
      Halt,
    //Branch + PC ADD + Instruct. Input/Output (For Testing)
//
     Branch Result
     Branch Address, <----Only uncomment when testing issues
//
regarding PC
    //Useful for identifying what the next PC address is and
current Instruction
//
    Next PC,
//
      Current Instr,
    //Controller Input/Output (For Testing)
      ,RegWrite,
//
      Immediate,
//
//
      Mov,
      BM,
   MemWrite,
   MemRead,
//
     BranchCheck,
//
     ALU,
//
      MemReg,
    //RegFile Input/Output (For Testing)
//
      ,RR Write Data,
      RS1 Data,
//
     RS2 Data,
//
//
     RS1,
//
      RS2,
//
      Reg0 3 Data,
    RR Data,
```

`timescale 1ns / 1ps

```
//ALU Input/Output (For Testing)
//
      ,ALU Out,
   Concatenate
   //ALU-Mem Mux Input/Output (For Testing)
    , DataMem
//
     Data
   //Immediate Add Input/Output (For Testing)
//
     ,Result
   //Immediate Mux Input/Output (For Testing)
//
     ,WriteBack <--- Only uncomment when testing RR Write
issues or IM Mux
   );
   input clk;
   input reset;
//
   input Halt;
   //Branch + PC ADD + Instruct. Input/Output (For Testing)
//
   input wire Branch Result;
     input wire [15:0] Branch Address; <----Only uncomment when
//
testing issues regarding PC
   //Useful for identifying what the next PC address is and
current Instruction
// output [15:0] Next PC;
//
    output [15:0] Current Instr;
   //Controller Input/Output (For Testing)
//
    output RegWrite;
    output Immediate;
//
//
    output Mov;
//
     output BM;
   output MemWrite;
   output MemRead;
//
    output [2:0] BranchCheck;
```

```
//
    output MemReg;
   //RegFile Input/Output (For Testing)
     input wire signed [15:0] RR_Write_Data;
//
     output signed [15:0] RS1 Data;
//
     output signed [15:0] RS2 Data;
     output [3:0] RS1;
//
     output [3:0] RS2;
//
     output [15:0] Reg0 3 Data;
//
   output signed [15:0] RR Data;
   //ALU Input/Output (For Testing)
//
     output signed [15:0] ALU Out;
   output signed [7:0] Concatenate;
   //ALU-Mem Mux Input/Output (For Testing)
   input signed [15:0] DataMem;
    output signed [15:0] Data;
//
   //Immediate Add Input/Output (For Testing)
    output signed [15:0] Result;
//
   //Immediate Mux Input/Output (For Testing)
   output signed [15:0] WriteBack; <--- Only uncomment when
//
testing RR Write issues or IM Mux
     assign RR Write Data = WriteBack; <--- Only uncomment when
testing RR Write issues or IM Mux
   //PC (ADD, Mux) + Instr. Mem Input/Output Wires
   wire [15:0] PC;
   wire [15:0] PC Out;
   wire [15:0] IM Out;
   wire [15:0] P Add Out;
   wire Halt;
   wire Branch Result;
```

output [2:0] ALU;

//

```
//Controller Input/Output Wires
   wire RegWrite;
   wire Immediate;
   wire Mov;
   wire BM;
    wire MemWrite;
     wire MemRead;
   wire [2:0] BranchCheck;
   wire [2:0] ALU;
   wire MemReg;
   //Reg File Input/Output Wires
   wire signed [15:0] RR_Write_Data;
   wire signed [15:0] RS1 Data;
   wire signed [15:0] RS2 Data;
   wire [3:0] RS1;
   wire [3:0] RS2;
   wire[15:0] Reg0 3 Data;
    wire signed [15:0] RR Data;
   //ALU Input/Output Wires
   wire signed [15:0] ALU_Out;
    wire signed [7:0] Concatenate;
   //ALU-Mem Mux Input/Output Wires
//
     wire signed [15:0] DataMem;
   wire signed [15:0] Data;
   //Immediate Add Input/Output Wire
   wire signed [15:0] Result;
   //Useful for identifying what the next PC address is and
current Instruction
// wire [15:0] Next_PC;
// wire [15:0] Current Instr;
   assign Next_PC = PC;
//
   assign Current_Instr = IM_Out;
//
```

```
PC Call(.clk(clk), .reset(reset), .PC In(PC), .Halt(Halt),
.PC Out (PC Out));
    Instruction Mem Inst(.PC(PC Out), .Instruct(IM Out));
   PC_Add P_Add(.PC(PC_Out), .Result(P Add Out));
   //In order to test, the input 'Reg0 3 Data' must be replaced
with 'Branch Address'
   PC Mux P Mux (.AND Out (Branch Result), .ADD (P Add Out),
.Branch(Reg0 3 Data), .PC Change(PC));
   Controller ControllerIn(IM Out[3:0]), .reset(reset),
.RegWrite(RegWrite), .Immediate(Immediate), .Mov(Mov), .BM(BM),
.MemWrite(MemWrite), .MemRead(MemRead), .BranchCheck(BranchCheck),
.ALU(ALU), .MemReg(MemReg), .Halt(Halt));
   RegFile Reg(.clk(clk), .Instruct(IM_Out[15:4]), .mov(Mov),
.RegWrite(RegWrite), .BM(BM), .RR_Write_Data(RR_Write_Data),
.RS1 Data(RS1 Data), .RS2_Data(RS2_Data), .RS1(RS1), .RS2(RS2),
.Reg0 3(Reg0 3 Data), .Bit4 7(RR Data));
   ALU Load (.RS1 (RS1 Data), .RS1 Reg(RS1), .RS2 (RS2 Data),
.RS2 Reg(RS2), .Funct(ALU), .Out(ALU Out), .Concate(Concatenate));
   MemReg Mux Mem Mux (.MemReg (MemReg), .ALU (ALU Out),
.DataMem(DataMem), .Data(Data));
    Immediate Add IM Add(.Data(Concatenate), .RegData(RR Data),
.Result(Result));
   //In order to test, the output 'RR Write Data' must be replaced
with 'WriteBack'
    Immediate Mux IM Mux(.Immediate(Immediate), .Data(Data),
.ADD(Result), .RegData(RR Write Data));
   Branch Check (.ALU Out (ALU Out), .Branch (BranchCheck),
.Result(Branch Result));
```

```
//Used for Testing DataMem before making Top-Top Level Design
//Data_Mem Mem(.write_addr(RR_Data), .read_addr(Concatenate),
.RR_write_data(Concatenate), .memwrite_read(MemWrite_MemRead),
.reset(reset), .clk(clk), .read_data(DataMem));
```

endmodule