```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 10/22/2023 08:18:17 PM
// Design Name:
// Module Name: PC Mux
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module PC Mux(
  input wire AND Out,
  input wire [15:0] ADD,
  input wire [15:0] Branch,
  output reg [15:0] PC Change
   );
  always @ (AND Out or ADD or Branch)
      PC Change = (AND Out == 1'b0) ? ADD : Branch;
```

endmodule