```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 10/26/2023 05:13:25 PM
// Design Name:
// Module Name: RegFile
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module RegFile(
   input clk,
   input [11:0] Instruct,
   input mov,
   input RegWrite,
   input BM,
   input signed [15:0] RR Write Data,
   output reg signed [15:0] RS1 Data,
   output reg signed [15:0] RS2 Data,
   output reg [3:0] RS1,
   output reg [3:0] RS2,
   output reg [15:0] Reg0 3,
   output reg signed [15:0] Bit4 7
```

```
);
   reg [15:0] Register[0:15];
   reg [1:0] BMR;
   reg [3:0] RR;
   initial begin
    for (integer i = 0; i < 15; i=i+1) begin
            Register[i] = 0;
            BMR = 0;
            RR = 0;
            Register[15] = 0;
        end
    end
   always @ *
        begin
         BMR = Instruct [1:0];
         RR = Instruct[3:0];
         RS1 = Instruct[7:4];
         RS2 = Instruct[11:8];
        RS1 Data = Register[RS1]; //Data of RS1 Register
        RS2 Data = Register[RS2]; //Data of RS2 Register
        Reg0 3 = Register[BMR]; //Data of 2 LSBs of RR Register
for Branch Address
        Bit4 7 = Register[RR]; //Data of RR register for
Immediate Add
        Register[15] = 0; //Constantly Assigns Register 15 to 0
so it can't be overwritten on accident
     end
    always @ (negedge clk) begin
```