```
module Datapath(
    clk,
    reset
      ,Next PC,
//
//
      Current Instr,
//
      MemWrite,
//
     MemRead,
//
     RR Data,
//
      Concatenate
//
      , DataMem
    );
    input clk;
    input reset;
//
      input wire signed [15:0] DataMem;
//
      output wire [15:0] Next PC;
//
      output wire [15:0] Current Instr;
      output wire MemWrite;
//
      output wire MemRead;
      output wire signed [15:0] RR Data;
//
      output wire signed [7:0] Concatenate;
//
   wire signed [15:0] DataMem;
//
    wire [15:0] Next PC;
//
      wire [15:0] Current Instr;
   wire MemWrite;
   wire MemRead;
   wire signed [15:0] RR Data;
   wire signed [7:0] Concatenate;
   CPU Core CPU(.clk(clk), .reset(reset), /*.Next PC(Next PC),
.Current Instr(Current Instr), */ .MemWrite(MemWrite),
.MemRead (MemRead), .RR Data (RR Data), .Concatenate (Concatenate),
```

`timescale 1ns / 1ps

```
Data_Mem Mem(.write_data(RR_Data), .RW_addr(Concatenate),
.memwrite(MemWrite), .memread(MemRead), .reset(reset), .clk(clk),
.read_data(DataMem));
endmodule
```

.DataMem(DataMem));