```
`timescale 1ns / 1ps
module Datapath TB(
    );
    req clk;
    reg reset;
//
     wire [15:0] Next PC;
     wire [15:0] Current Instr;
     wire MemWrite;
     wire MemRead;
//
     wire signed [15:0] RR Data;
     wire signed [7:0] Concatenate;
//
//
     wire signed [15:0] DataMem;
   Datapath DUT (
    .clk(clk),
    .reset(reset)
    //,.Next PC(Next PC), .Current Instr(Current Instr)
//Useful for identifying what the next PC address is and current
Instruction
   , .MemWrite(MemWrite), .MemRead(MemRead)//,
.BranchCheck (BranchCheck), .ALU (ALU), .MemReg (MemReg)
// , .RR Data(RR Data)
//
     , .Concatenate (Concatenate)
      ,.DataMem (DataMem)
    );
    always
        #2 clk = \simclk;
    initial
   begin
    clk = 1;
    reset = 0;
    #2 reset = 1;
```

end endmodule