

## REGISTER MAP –REFER REFERNECE FOR DETAIL ABOUT EACH PIN

Register Address: \$\_\_0

	Bit 7	6	5	4	3	2	1	Bit 0
R	SPIE	SPE	SPTIE	MSTR	CPOL	CPHA	SSOE	LSBFE
W								
Reset:	0	0	0	0	0	1	0	0

**Figure 3-1 SPI Control Register 1 (SPICR1)**

Read: anytime

Write: anytime

Register Address: \$\_\_1

	Bit 7	6	5	4	3	2	1	Bit 0
R	0	0	0	MODFEN	BIDIROE	0	SPISWAI	SPC0
W								
Reset:	0	0	0	0	0	0	0	0

 = Reserved


**Figure 3-2 SPI Control Register 2 (SPICR2)**

Read: anytime

Write: anytime; writes to the reserved bits have no effect

Register Address: \$\_\_2

	Bit 7	6	5	4	3	2	1	Bit 0
R	0	SPPR2	SPPR1	SPPR0	0	SPR2	SPR1	SPR0
W								
Reset:	0	0	0	0	0	0	0	0

 = Reserved

**Figure 3-3 SPI Baud Rate Register (SPIBR)**

Read: anytime

Write: anytime; writes to the reserved bits have no effect

Register Address: \$\_\_3

	Bit 7	6	5	4	3	2	1	Bit 0
R	SPIF	0	SPTIEF	MODF	0	0	0	0
W								
Reset:	0	0	1	0	0	0	0	0

 = Reserved

**Figure 3-4 SPI Status Register (SPISR)**

Read: anytime

Write: has no effect

Register Address: \$\_\_5

	Bit 7	6	5	4	3	2	1	Bit 0
R	Bit 7	6	5	4	3	2	2	Bit 0
W	Bit 7	6	5	4	3	2	2	Bit 0
Reset:	0	0	0	0	0	0	0	0

**Figure 3-5 SPI Data Register (SPIDR)**

Read: anytime; normally read only after SPIF is set


Write: anytime

### CPOL CPHA

SPI mode	Clock polarity (CPOL)	Clock phase (CPHA)	Data is shifted out on	Data is sampled on
0	0	0	falling SCLK, and when $\overline{SS}$ activates	rising SCLK
1	0	1	rising SCLK	falling SCLK
2	1	0	rising SCLK, and when $\overline{SS}$ activates	falling SCLK
3	1	1	falling SCLK	rising SCLK


### APB FSM

State Machine: [APB\_Slave\_Interface]STATE



	Source State	Destination State	Condition
1	ENABLE	IDLE	(!PSEL)
2	ENABLE	SETUP	(PSEL)
3	IDLE	IDLE	(!PSEL) + (PSEL).(PENABLE)
4	IDLE	SETUP	(PSEL).(!PENABLE)
5	SETUP	ENABLE	(PSEL).(PENABLE)
6	SETUP	IDLE	(!PSEL)
7	SETUP	SETUP	(PSEL).(!PENABLE)


## SPI FSM



$$\text{BaudRateDivisor} = (\text{SPPR} + 1) \cdot 2^{(\text{SPR} + 1)}$$


## APB SLAVE INTERFACE - RESULTS

### Case 1: Read/Write in CR1




CR1 is loaded with 1ch (0001 1100 – which corresponds to mstr=1,cpol=cpha=1,lsbfe=0)

### Case 2:Read/Write in CR2




CR2 is loaded with 02 after masking(82h→02h), when read PRDATA contains the same value  
*(Note: this spiswai makes spi fsm to go into stop state , so spi wont be in run\_or\_wait mode, so we cannot perform reception misodata to spi\_Dr at this point we need to reset spiswai)*

### Case 3:BR read /Write




After masking (C3h→43h) SPI\_BR becomes 43(hex) when read PRDATA gets 43.

### Case 4: DR read/Write




- Note that Status register is updated automatically when dr is loaded with some value (non –zero) so spitef and spif flag changes
- When send\_Data is asserted data in SPI\_DR=0x3c is loaded into **mosi\_data**



- Assume this block has received a **miso\_data** = 8'ha5 from the shift register block.
- And 1 clock cycle after receive data=1 SPI\_DR is updated with the value received from miso.
- Then now if we read SPI\_DR(address = 5) we will get the serially transmitted miso data in PRDATA=8'ha5 .


### Case 5 : SPI Interrupt request



{spie,spite}=00 to 10 which corresponds to the following part of code  
(i.e., 10: spi\_interrupt\_request = spif || modf; // Only SPI interrupt enabled)


## BAUD RATE GENERATOR- RESULTS

**Case 1:** CPOL=0, CPHA=0, BaudRateDivisor=4



- SCLK is in idle low, and SCLK toggles for every 4 cycles of PCLK.
- CPOL xor CPHA=0 so flag\_low and flags\_low will be asserted on rising edge of SCLK and one cycle before falling edge of SCLK respectively.


## Case 2: CPOL=1, CPHA=0, BaudRateDivisor=2



- SCLK is in idle high, and SCLK toggles for every 2 cycles of PCLK.
- $CPOL \oplus CPHA = 1$  so flag\_high and flags\_high will be asserted on falling edge of SCLK and one cycle before rising edge of SCLK respectively.

## SHIFT GENERATOR- RESULTS

### Case1: data\_mosi=75h, miso serial data=63h,lsbfe=0




(Note: The flag\_low and flags\_low do not change at the same time as they are shown here. flags\_low and flags\_low are inputs to this block and since we don't have their actual hardware signals, we have simulated them for testing and verification purpose. Also receive data is not always 1 as shown-it becomes high only after 8 bit transfer )

- Since lsbfe=0 MSB is shifted out first ,so count1 decrements every time a bit is sent out and count3 decrements every time miso is received in temp\_reg.

- You can see the MSB shifting out first in MOSI (0 1 1 1 0 1 0 1 in subsequent clock cycle after flags\_low is changed). Also data\_miso holds the value in reverse c6h( 1100\_0110 reverse of 63h 0110\_0011 )


**Case2:** data\_mosi=75h, miso serial data=63h,lsbfe=1



- Since lsbfe=1 LSB is shifted out first ,so count increments every time a bit is sent out and count2 increments every time miso is received in temp\_reg.
- You can see the LSB shifting out first in MOSI (1 0 1 0 1 1 1 0) in subsequent clock cycle after flags\_low is changed), data\_miso holds the value in 63h ,not in reverse like the previous case.


## SLAVE CONTROL- RESULTS

**Case 1:** Divisor = 2, target = 32



After send\_data=1, ss is pulled low and transaction starts. Since BaudRatedivisor=2, target will be  $16 \times 2 = 32$ , so after count reaches 32 receive data is asserted to indicate 8 bit transfer has completed .






ss remains 1, no transaction happens (similar behaviour will happen when mstr=0)

## TOP MODULE- Few Cases


### Case1:

CPOL=1,CPHA=1,BaudRateDivisor=2, MISO\*=65h(MSB first),MOSI=B9h(lsbfe=0)

(\*Here, MISO=65h means we are simulating SPI slave sending 65h serially MSB first, not the final data in miso, we can also write testbench to send LSB miso first but that case is not shown here)



- SPI\_CR1 Is loaded with 1ch, SPI\_BR is loaded with 00h
- SPI\_DR is loaded with B9h (8'b1011 1001) to be shifted out via MOSI.



CPOL=1,CPHA=1,BaudRateDivisor=2, MISO\*=65h(MSB first),MOSI=B9h(lsbfe=1)

