


Assignment - 01

04/12/21


- ① With a neat diagram, explain in brief Von Neuman and Harvard Architecture.

⇒ Von Neuman Architecture :-



- Von Neuman Architecture also known as the "Von Neuman model" or "Princeton Architecture".
- The design is based on the concept of stored program computers where program data and instruction data are stored in the same memory.
- Von Neuman Architecture Comprises 3 Components:
 - A processing unit that contains an Arithmetic logical unit (ALU) & Processor Registers.
 - A Control unit that contains an instruction register and program counter.
 - Memory that stores data and instructions.
 - Input and Output mechanisms.

→ Harvard Architecture :-



- Harvard Architecture design is based on concept where there are separate storage and separate buses (signal path) for instruction and data.
- Harvard Architecture was basically developed to overcome the Von Neuman bottleneck. i.e., in Von Neuman Architecture, instruction fetch & data operation cannot occur at the same time because they share a common bus, which was often limiting the performance of the system.
- An instruction is executed in single clock cycle.
- CPU can access instructions and read/write at the same time.

② List the differences between RISC and CISC.


⇒ RISC

CISC

- | | |
|--|---|
| 1. It stands for Reduced Instruction Set Computer. | 1. It stands for Complex Instruction Set Computer. |
| 2. It is a type of processor architecture that uses a small set of instructions of uniform length. | 2. It is a type of processor which offers hundreds of instructions of variable size. |
| 3. Simple instructions, generally executed in one clock cycle. | 3. Instructions can take several clock cycles. |
| 4. No instruction with long execution time due to very simple instruction set. | 4. Some instructions with long execution time. |
| 5. Fixed-length encodings of the instruction are used. | 5. Variable-length encoding of the instructions. |
| 6. Simple addressing formats are supported - only base & displacement addressing is allowed. | 6. Multiple formats are supported for specifying operands. Supports different combinations of displacement, base & index registers. |
| 7. RISC does not support array. Arithmetic & logical operations only use register operands. | 7. CISC supports array. |

- | | |
|--|---|
| 8. Registers are being used for procedure arguments and return addresses. | 8. The stack is being used for procedure arguments & return address. |
| 9. Software-Centric design
- High level compilers take on most of the burden of coding many software steps from the programmer. | 9. Hardware-Centric design
- The instruction set architecture does as much as possible using hardware circuitry. |
| 10. Heavy usage of RAM. | 10. More efficient use of RAM than RISC. |
| 11. Hardwired Control | 11. Microcode Control. |
| 12. Pipelining takes place | 12. No pipelining takes place. |

③ With a neat diagram, explain ARM7 architecture.



ARM7 TDMI BLOCK DIAGRAM

- ARM7 is a 32-bit microcontroller.
 - It has 32-bit data bus and 32-bit ALU & 32-bit address bus.
 - It is a RISC processor.
 - All instructions are 32-bit long.
 - Its architecture is based on Von-Neumann model.
 - It has "load-store" instruction set, typical of RISC processors.
 - It performs 3 state pipelining (Fetch, decode & execute are overlapped.)
- ① The ARM7 processor has a 32-bit address bus. Hence it can access a total of $2^{32} = 4\text{GB}$ memory address space. As it is based on Von Neumann model, this space contains both program & data.
- ② PC (R15) gives a 32-bit address of the instruction to be fetched.
- ③ ARM7 processor has a 32-bit data bus.
- ④ If data is fetched from the memory then it gets stored into the register file (R0 - R15).
- ⑤ ARM-7 processor has a 32-bit ALU.

⑥ ALU does triadic operations - Two operands from register Rm & Rn are obtained using A and B buses and the result is stored in a destination register Ro using the result bus.

Eg:- ADD Ro, R1, R2 ; $Ro \leftarrow R1 + R2$

⑦ ARM processor has barrel shifter:
This is used to pre-shift operands before being given to the ALU. It is a combinational logic shifter, which means it can do multiple shifts in one clock cycle.

⑧ The register file has 16-registers named R0-R15.
- All are 32-bit registers and can be used as GPR's.

- Among them some special registers like PC(R15), LR(R14) & SP(R13).

⑨ The address register holds address of memory operands during load & store instructions. The address may have to be incremented for accessing subsequent locations. This is done by a dedicated incrementer.

→ ARM & Data types:

→ Byte : 8-bits

→ Halfword : 16-bits

→ Word : 32-bits

④ With a neat diagram, explain the programming model of ARM.

→ Each instruction can be viewed as performing a defined transformation of the states.

- Visible registers
- Invisible registers
- System memory
- User memory


→ Processor Modes:

- ARM has seven basic operating modes.
- Mode changes by software control or external interrupts.

CP8RS[4:0]	Mode	Use	Registers
10000	User	Normal user code	User
10001	FIQ	Processing fast interrupts	-fiq
10010	IRQ	Processing std interrupts	-irq
10011	SVC	Processing SW interrupts	-SVC
10111	Abort	Processing memory faults	-abt
11011	Undef	Handling undefined instruction traps	-und
11111	System	Running privileged OS	USR

System and User Fig	Supervisor	Abort	IRQ	Undefined
910	no	no	no	no
911	;	;	;	;
912	;	;	;	;
913	;	;	;	;
914	;	;	;	;
915	;	;	;	;
916	;	;	;	;
917	917	;	;	;
918	918-fiq	;	;	;
919	919-fiq	;	;	;
9110	910-fiq	;	;	;
9111	911-fiq	;	;	;
9112	912-fiq	912	912	912
9113	913-fiq	913-abt SVC	913-abt	913-irq
9114	914-fiq	914-abt SVC	914-abt	914-und
9115(pc)	915(pc)	915(pc)	915(pc)	915(pc)

ARM - state program status registers



Δ = banked register.

⇒ Processor modes: There are 7 modes of operations in ARM7.

1. User mode - This is the normal mode in which user programs are executed.
 - It is the only non-privileged mode.
 - It has limited access to memory, I/O components & flags.

2. Fast Interrupt Request Mode :

- The mode is entered when a high priority interrupt occurs through nFIQ pin.
- As this mode is used for high priority interrupts, the ISR should be executed with minimum latency (delay.)

3. Interrupt Request Mode: This is normal interrupt mode and is invoked when a low priority interrupt occurs on the nIRQ pin. Here interrupt latency is more and nested interrupts are allowed.

4. Supervisor mode : - ARM7 enters this mode on reset.

- It is used to execute the BIOS program (Booting program).
- This mode can also be invoked by the programmer by SWI (Software Interrupt).

5. Abort mode : This mode is entered when an unsuccessful attempt is made to access a memory location.

- Due to protection mechanism some locations are not accessible in some of the modes.
- When an attempt is made to access such a location, the processor enters abort mode & the program that tried to access this location is aborted.


6. Undefined mode - This mode is used to enter undefined instructions.


- This generally occurs when a Co-processor instruction is encountered but a Co-processor is not present in the system. The processor then enters undefined mode & the program attempting that instruction is terminated.

7. System mode - This is a privileged Version of the user mode. The user can invoke this mode to gain full control over CPSR and memory.

08/12/21

⑤ With a neat diagram, explain the programming model for THUMB.





⇒ In Thumb state the programmer has direct access to:

- eight general registers, n0 - n7
- n15; the PC
- n13: a stack pointer (SP)
- n14: a link Register (LR)
- The CPSR

⇒ High registers (n8 - n12):

- It has limited accessibility
- It can be used for fast temporary storage
- only MOV, ADD and CMP can use high registers.

6. With a neat diagram, explain 3-stage pipeline of ARM.

⇒ ARM 7 Pipelining:-

→ Pipelining means overlapping various stages of an instruction cycle to improve processor performance.

→ ARM 7 implements a 3 stage pipelining:-

- The instruction cycle is divided into 3 distinct stages of Fetch, Decode & Execute.

- So when one instruction is being executed, the next one is being executed, the next one is being decoded and subsequently next one is being fetched.

→ This means three different instructions are being performed at the same time.

→ After the first instruction has been completely executed, every subsequent instruction gets completed in just one cycle, which is needed for execution. The fetch and decode operations have already been performed in the background.

→ Fetch (f): Here the instruction will be fetched from the memory location specified by PC.

Decode (D): Here the op-code is decoded and

control signals are produced for execution.

Execute (E): Here the decoded instruction is executed.

→ ARM7 being a RISC processor, performs superior pipelining due to the following factors:


1. As all instructions are of 32-bits, they take exactly 1 cycle to fetch through the 32-bit data bus.
 2. As all instructions perform 32-bit data operation the execution time of almost all instructions is the same that is 1 cycle.
 3. As it follows "load-store" instruction set model, data operations can only be performed on registers.
 4. So execution of these instructions does not involve memory access and hence does not interfere with the fetching process.
 5. Only load or store instructions need the system bus for execution and hence fetching has to stop during these instructions.
- Pipelining fails during a branch as it assumes that a program is always executed in a sequential manner.
- As this is a 3-stage pipeline, PC always points two instructions ahead of the one being currently executed.
- Higher versions of ARM processors use deeper pipelines.

Total time taken by a non-pipelined processor

F1	D1	E1	F2	D2	E2	F3	D3	E3	F4	D4	E4	F5	D5	E5
Instruction 1			Instruction 2			Instruction 3			Instruction 4			Inst 5.		

F1	D1	E1	instruction 1		
F2	D2	E2	instruction 2		
F3	D3	E3	instruction 3		
F4	D4	E4	instruction 4		
F5	D5	E5	instruction 5		

total time taken by a
pipelined processor



CPSR (Current Program Status Register) holds the current status of the program. When an exception/interrupt occurs, the value of CPSR is saved into SPSR (Saved Program Status Register) before invoking the ISR. While returning to main program, the value of SPSR is put back into CPSR to restore the previous state.

of the original program.

Mode Bits

- ARM7 can operate in 7 different operating modes
- These bits indicate the current operating mode of the processor.

Mode Bits	Operating Mode	Used for
1 0 0 0 0	User (USR)	Normal operating mode
1 0 0 0 1	Fast-Interrupt request (FIQ)	when high priority interrupt occurs
1 0 0 1 0	Interrupt Request (IRQ)	when low priority interrupt occurs
1 0 0 1 1	Supervision (SVC)	default mode after reset
1 0 1 1 . 1	Abort (ABT)	whenever memory access fails
1 1 0 1 1	Undefined (UND)	when undefined instruction is encountered
1 1 1 1 1	System (sys)	Can be invoked by programmer

I. T: Thumb State

If $T=1$, then processor is thumb state.

If $T=0$, then processor is in normal ARM7 state.

Thumb state is a special state when "thumb" instruction set, having 6-bit instructions are used.

2. F : Fast Interrupt Mask

If $F=1$, then Fast Interrupts are disabled (masked).

If $F=0$, then Fast Interrupts are enabled (unmasked).

A fast interrupt occurs through the nFIQ pin.

3. I : Interrupt Request Mask

If $I=1$, then normal interrupts are disabled (masked).

If $I=0$, then normal interrupts are enabled (unmasked).

A normal interrupt occurs through the nIRQ pin.

⇒ Condition flags:-

V : Overflow flag

$V=1$ means signed overflow occurred.

$V=0$ means signed overflow has not occurred.

C : Carry flag

$C=1$ means carry after MSB.

$C=0$ means result is non-zero.

N : Negative flag

If $N=1$, result is negative.

$N=0$, result is positive.

⑧ Explain 7 different modes of ARM.

1. User Mode:

- This is the normal mode in which all user programs are executed. It is the only non-privileged mode.
- It has limited access to memory, I/O Component and flags.
- All the other modes can be entered through different kinds of exceptions (interrupts).

2. Fast Interrupt Request mode:

- This mode is entered when a high priority interrupt occurs through nIRQ pin.
- As this mode is used for high priority interrupts, the ISR should be executed with minimum latency (delay).
- Normally when we begin an ISR the original value of all GPR's of the parent program must be saved and before completion of the ISR these values must be restored into the GPR's for proper continuation of the main program.

3. Interrupt Request mode:

- This is a normal interrupt mode and is invoked when a low priority interrupt occurs on the nIRQ pin. Here interrupt latency is more & nested interrupts are allowed.

4. Supervisor mode:

- ARM7 enters this mode on Reset.
- It is used to execute the BIOS program (Booting program).
- This mode can also be invoked by the programmer by SWI (Software Interrupt).

5. Abort mode:

- This mode is entered when an unsuccessful attempt is made to access a memory location.
- Due to protection mechanism some locations are not accessible in some of the modes.
- When an attempt is made to access such a location, the processor enters abort mode and the program that tried to access this location is aborted.

6. Undefined mode:

- This mode is used to enter undefined instructions. This generally occurs when a co-processor instruction is encountered but a co-processor is not present in the system.

7. System mode:

- This is privileged version of the user mode.
- The user program can invoke this mode to gain full control over CPSR and memory.

⑨ Explain the nomenclature in ARM.

⇒ ARM7 32-bit Advanced RISC machine

ARM7TDMI

T - Thumb architecture extension.

- Two separate instruction sets, 32-bit ARM instructions and 16-bit Thumb instructions.

D - Debug extension

M - Enhanced multiplier.

I - Embedded ICE macrocell extension.

⇒ ARM_xy_zTDMIETFS

x - Series

y - MTU

z - Cache

T - Thumb

D - Debugger

M - Multiplier

I - Embedded In-Circuit Emulator (ICE) macrocell.

E - Enhanced ~~background~~ instruction for DSP

J - JAVA acceleration by Jazelle.

F - floating point

S - Synthesizable Version.

⑩ What is JTAG, explain the JTAG state diagram.

⇒ IEEE 1149, standard Test Access Port and boundary scan architecture or called JTAG boundary scan (by joint test Action group.)

⇒ Test Signals :-

- \overline{TRST} : a test reset input.

- TCK : test clock which controls the timing of the test interface independently from any system clock.

- TMS : test mode select which controls the operation of the test interface state machine.


- TDI : test data input line.

- TDO : test data output line.

⇒ The state machine comprises two paths:-

- The Data Register (DR) path used for loading instructions.

- The instruction Register (IR) Path used for reading/writing data from/to data registers, including the boundary scan register (BSR).



JTAG Test Access Port (TAP) State Machine

⑪ What is Single Tasking?

⇒ Single Tasking, is the practice of dedicating oneself to a given task and minimizing potential interruptions until the task is completed or a significant period of time has elapsed.

- In the Single-Tasking, only one task is performed at a time.
- Microcontrollers are known as Computer on chip. They are designed to perform a single task.

(12) What is MMU? Why MMU is required? Give example of MMU system.

- ⇒ The memory can be defined as a collection of data in a specific format.
- It is used to store instructions & processed data. The memory comprises a large array of group of words or bytes, each with its own location.
- The primary motive of a Computer is to execute programs. These programs along with the information of by access should be in the main memory during execution. The CPU fetches the instruction from memory according to the value of the program counter.
- Main memory is central to the operation of a Computer. Main memory is a large array of words & bytes, ranging in size from hundreds to thousands to billions. Main memory is a repository of rapidly available information shared by the CPU & I/O devices.

- Main memory is the place where program & information are kept when the processor is effectively utilizing them. Main memory is associated with the processor is fast.
- Main memory is also known as RAM. This memory is a Volatile memory.

* Memory management:-

- In a multiprogramming Computer, the OS resides in a part of memory and rest is used by multiple processes. The task of subdividing the memory among different processes is called memory management.
- Memory management is a method in OS to manage operations b/w main memory & disk during process execution.


* Why memory management is required?


- Allocate & de-allocate the memory before & after the process execution.
- To keep track of used memory space by processes.
- To minimize fragmentation issues.
- To proper utilization of main memory.
- To maintain data integrity while execution of process.

Eg:- IBM System /360 model 67, IBM System 1370

(13) What is Endianess? List the types. Give examples.

- In computing, endianess is the order of sequence of bytes of a word of digital data in computer.
- Endianess is primarily expressed as big-endian (BE) or little-endian (LE). → type
- A big-endian system stores the most significant byte of a word at the smallest memory address and the least significant byte at the ~~smallest~~^{largest} ^{memory} address.
- A little-endian system, in contrast stores the least-significant byte at the smallest address.
- Endianess may also be used to describe the order in which the bits are transmitted over a communication channel.
Eg. big-endian in a communication channel transmits the most significant bit first.
- Endian example:-





- The 2 diagrams show how two computers using different endianness store a 32-bit integer with the value of 0x0A0B0C0D.
- In both cases, the integer is broken into four bytes, 0x0A, 0x0B, 0x0C, 0x0D & the bytes are stored in four sequential byte locations in memory.
- Starting with the memory location with address a, then a+1, a+2, a+3.
- the difference b/w big & little endian is the order of the four bytes of the integer being stored.
- figure 1, shows a computer using big-endian. This starts the storing of the integer with the most-significant byte, 0x0A at address a and ends with the least significant byte 0x0D at address a+3.

→ figure 2, Computer using little-endian.
This starts the storing of the integer with
the least-significant byte, 0x0D, at address
a, and ends with the most-significant
byte, 0x0A at address a+3.

⑭ Write a C program to find the endianness
of given number.

→ #include < stdio.h >

int main()

{

unsigned int n = 0x76543210;

char *c = (char *);

if (*c == 0x10)

{

printf ("underlying architecture is
little endian.");

}

else

{

printf ("underlying architecture is big
endian");

}

return 0;

}

⑯ Explain a) Bit b) Byte c) Nibble
d) Half-word e) word.

→ a) Bit :- A bit is the smallest unit of information that can be stored in a computer. Bits in Computer are grouped to form a longer unit of information.
→ A bit has single binary value, either 0 or 1.

b) Byte :- A byte is a combination of eight bits. Eight bits represent a character and is called a byte.

c) Nibble :- A nibble is a combination of four bits, in other words, a nibble is half a byte.

d) Word :- A word is a combination of 16 bits, 32 bits or 64 bits depending on the computer. 16 is known as quad word.

Length	Name	Example
1	Bit	0
4	nibble	1011
8	Byte	10110101
16	Halfword	101101011001001

Q) Explain the word Align and half word align in ARM memory.

→ Different processor have different definition of words. for 32-bit processors, a word is 32-bit (4 bytes). As the name implies, a half-word is 16-bit (2 bytes) for 8-bit processor word in 8-bit

→ word alignment : The stored address are adjacent and can be divided by 4, the last 2 digits are 00.

→ half word alignment : That is the stored address which is adjacent & divisible by 2. i.e., last bit is zero.

→ ARM architecture requires 32-bit ARM instructions that must be word aligned & stored in memory & 16-bit thumb instructions requires half-word aligned & stored.

→ Therefore in ARM state the value of R15 is always divisible by 4.

→ In Thumb state, the value of R15 is always divisible by 2, which is the lowest bit of the R15 register always 0.

(17) Explain the software tools involved and processing the C source file with a neat diagram.

→ The ~~following~~ processing of C source file involves 4 major steps, preprocessing, compiling Assembly, linking.

→ C source files are by convention named with .c extension and we use gcc command to compile c source files.

⇒ Preprocessing :- preprocessing is the first step.

The preprocessor obeys commands that begin with # (also known as directives) by.

- removing comments
- expanding macros
- expanding included files


→ If a header file such as `#include <stdio.h>` it will look for stdio.h file & copy the header file in to source code file.

→ Preprocessor also generates macrocode and replaces symbolic constants defined using `#define` with their values.


→ Compiling: Compiling is second step. It takes the output of the preprocessor and generates assembly language, an intermediate human readable language, specific to processor.

→ Assembly: Assembly is the third step of compilation. The assembly will convert the assembly code into pure binary code or machine code. This code is also known as object code.

→ Linking: Linking is final step of compilation. The linker merges all the object code from multiple modules into a single one. If we are using a function from libraries, linker will link our code with that library function code.



a) Software tools involved in processing C source files.



flow involved in processing c file

18 Explain the following Addressing modes in ARM. a) Three address b) Two address c) Single address instructions with respect to ARM.

→ Processor can execute an instruction only if it is represented in binary sequence.

→ Unique binary sequence pattern must be assigned. This process is called op-code encoding.

a) Single address Instructions:-

→ This uses an implied accumulator register for data manipulation and the other is in the registered memory location. Implied means that the CPU already knows that one operand is in the accumulator so there is no need to specify it.

Ex :- LDR addr

Acc \leftarrow (addr)

b) Two address Instructions:-

→ Here two address can be specified in the instruction. In single address instruction, the result was stored in the accumulator, here the result can be stored in different locations i.e. register or memory location. But require more number of bit to represent the addresses.

Ex :- MOV R1, R2

R₁ \leftarrow [R₂]

c) Three address instructions:


- This has 3 address field to specify a register or memory location.
 - Program created are much short in size but number of bits per instruction increase.
 - Program created are much short in size but number of bits per instruction increase.
- These instructions make creation of program much easier but it does not mean that programs will run much faster because, now instruction will only contain more information but each micro operation will be performed in one cycle only.

Ex:- ADD R₃, R₁, R₂

$$R_3 = R_1 + R_2$$

Q) Explain the LPC2148 microcontroller

Block diagram



LPC2148 features :-

- 16-bit / 32-bit ARM7TDMI-S microcontroller.
- 8KB to 40KB of on chip static RAM.
- 32 KB to 512 KB of on chip flash memory.
- 128 bit wide interface & enables 60MHz high speed operations.
- In system programming / In application programming via on chip boot loader software.
- USB 2.0 full speed device controller with 2KB of end point RAM.
- Single 10 bit DAC provides variable analog output.
- Two 32-bit timers / external event counters, PWM unit & watch dog timer.
- low power real time clock (RTC) with independent power & 32MHz clock input.
- upto 21 external interrupt pins available.
- the on chip integrated oscillator operates with an external crystal from 1MHz to 25MHz.
- Single power supply with BOD circuits. with CPU operating voltage range of 3.0V to 3.6V.

- (Q) Explain the LPC2148 microcontroller
- GPIO : General Purpose Input/Output. GPIO pins
- A 32-bit register used to select the function of the pins in which the user needs it to operate.
- There are 4 functions for each pin of the controller, which the first function is GPIO.
- It means that the pin can either act as an i/p or o/p with no specific function.
- There are totally three PIN register in LPC2148 controller in order to control the functions of the pins in the respective ports. The classification is given below:

PINSEL0 - Controls functions of Port 0.0 - Port 0.15

PINSEL1 - Controls functions of Port 0.16 - Port 0.31

PINSEL2 - Controls function of Port 1.16 - Port 1.31

- 1. IOPIN
2. IOSET
3. IODIR
4. IOCLR

① IOPIN :-

- This register provides the value of port pins that are configured to perform only digital functions.
- The register will give the logic value of the pin regardless of whether the pin

= is configured for input or output on an alternate digital function.

② IOSET :-

→ This register is used to produce a high level output at the port pins Configured a GPIO in an output mode.

→ Writing 1 produces a high level at the corresponding port pins. Writing 0 has no effect.

→ If any pin is Configured as an input on a secondary function, writing 1 to the corresponding bit in the IOSET has no effect.

→ Reading the IOSET register returns the value of this register as determined by the previous writes of IOSET register.

③ IODIR :-

→ This word accessible register is used to control the direction of the pins when they are Configured as GPIO port pins.

④ TOCHR :-

→ This register is used to produce a low-level output at port pins Configured as GPIO in an output mode. Writing 1 produces low level at the corresponding port pin & clears the corresponding bit in IOSET register.

→ Writing 0 has no effect.

(2) with neat dig, explain Baud rate & Bit rate.
Explain the Calculations.

→ Baud :- How many times a signal changes per second.

→ Bit :- How many bits can be sent per time unit (usually per second).

→ Bit rate is controlled by baud and number of signal levels.

→ Baud rate :-


→ No. of time lines changed per second.

→ Let Baud rate be 4 ($\frac{1}{4}$ changes per second).

→ Let bits per line change be 2.

→ Bit rate = 8 bits per second.

→ Bit rate = $\times 2$) Baud rate in this example



→ Baud rate defines the switching speed of a signal.

→ Bit rate defines the rate at which information flows across a data link measured in bits/second.

→ For a binary two level signal a data rate of one bit per second is equivalent to one Baud.

→ An analog signal carries 4 bits in each signal unit. If 1000 signal units are sent per second, find the Baud rate & the Bit rate.

1 Bit \rightarrow 1 symbol.

Bit rate = Baud rate

$$\frac{1000}{1000} \text{ Baud rate}$$

$$\text{Bit rate} = 1000 \times 4 = 4000 \text{ bps}$$

→ If bit rate (or data rate) is "b". Baud rate (or symbol rate) is "s".

→ General formula:-

$$b = s \times n$$

→ b = Data rate (bits per second)

→ s = Symbol rate (symbols / second)

→ n = number of bits per second.

→ If $n=1$, Baud rate = Bit rate.

$$n=4, \text{ Bit rate} = 4 \times \text{Baud rate}$$

(Q2) With neat diagram, explain the working features of SPI protocol.

→ The Serial Peripheral Interface (SPI) is a synchronous serial communication interface specification used for short distance communication.

→ Primarily in embedded system, the interfacing specification was developed by Motorola.

→ SPI Interface bus is commonly used for interfacing microprocessor or microcontroller with memory like EEPROM, RTC (Real Time Clock), ADC (Analog-to-Digital Converters), etc.

⇒ SPI working :-

→ SPI is a standard low-cost and reliable interface developed by Motorola, which is used to interface b/w the microcontroller and its peripheral interface IC's.

→ Because of its simple interface, flexibility & ease of use, SPI has become a standard.

→ In SPI protocol, the devices are connected in a Master-Slave relationship in a multi-point interface. In this type of interface, one device is considered the Master of the bus (usually a microcontroller) and all the other devices.

→ In SPI protocol, there can be only one master but many slave devices.

→ SPI bus consists of 4 signals or pins.


1. Master-Out/Slave-In (MOSI)

2. Master-In/Slave-Out (MISO)

3. Serial clock (SCLK) and

4. Chip Select (CS) or Slave Select (SS).

→ Since, the SPI bus is implemented using 4 signals on wires, it is sometimes called as four wire interface.



→ MOSI : As the name suggests, is the data generated by the Master and received by the slave. Hence, MOSI pins on both the Master and slave are connected together.

→ Master In Slave Out on MISO is the data generated by slave and must be transmitted to Master.

→ To begin SPI communication, the master must send the clock signal and select the slave by enabling the CS signal.

→ SPI is a full-duplex interface, both Master and slave can send data at the same time via the MOSI and MISO.

→ SPI interface provides the user with flexibility to select the rising or falling edge of the clock to sample and/or shift the data.

- (b) In SPI, with neat diagram, explain the CPHA and CPOL usage.
- In SPI, the master can select the clock polarity and clock phase.
- the CPOL bit sets the polarity of the clock signal during the idle state.
 - the idle state is defined as the period when \bar{CS} is high and transitioning to low at the start of the transmission and when \bar{CS} is low and transitioning to high at the end of the transmission.
 - The CPHA bit selects the clock phase. Depending on the CPHA bit, the rising or falling clock edge is used to sample and/or shift the data.

SPI mode	CPOL	CPHA	CLK polarity in idle state	CLK phase used to sample or shift data
0	0	0	logic low	Data sampled on rising edge & shifted out on the falling edge.
1	0	1	logic low	Data sampled on the falling edge & shifted out on the rising edge.

2

1

logic high

Data sampled on the falling edge & shifted out on the rising edge.


3

1

0

logic high


Data sampled on the rising edge and shifted out on the falling edge.



SPI mode 0, CPOL=0, CPHA=0, CLK idle state = low,

(Q) with a neat diagram, explain the features of I₂C and its working.

- I₂C bus is a two wire serial interface originally developed by the Phillips Corporation.
- It is a bi-directional bus that is easily implemented in any IC process (NMOS, CMOS, bipolar). & allows for simple inter-IC communication.
- I₂C communication protocol follows a master/slave hierarchy, wherein the master is defined as the device that clocks the bus, addresses slaves and writes or reads data to and from registers in the slaves.
- The slaves are devices that respond only when interrogated by the master, through their unique address.
- I₂C uses only 2 bidirectional lines, Serial Data Line (SDA) and Serial clock line (SCL).
- I₂C compatible devices connect to the bus with open collector or open drain pins which pull the line low. When there is no transmission of data, the I₂C bus lines are passively pulled high.




Generalized I₂C Connection Diagram

→ The I₂C bus can support multiple devices, both SLAVE and MASTER and the only limitation is the capacitance on the bus and the address space as more devices are added.

⇒ Data Transmission Protocol :-

→ I₂C data packets are arranged in 8-bit bytes comprising slave address, register number & data to be transferred.

→ Transmission over the bus is either a read or write operation.




Start Condition and Stop Condition Transitions

- Acknowledge and Not Acknowledge Bits
(ACK/NACK)
- As a form of feedback, after every byte transmission the receiving device sends an Acknowledge or Not Acknowledge bit.
 - An Acknowledge bit is generated by the receiver by holding the SDA line low during a HIGH SCL period, ~~while~~
 - A Not Acknowledge bit is generated when the receiver leaves the SDA line passively pulled HIGH and does not respond in anyway. This fact implies that in response to an address byte, all unmatched SLAVES send a Not Acknowledge bit by not responding.

- Q) With a neat diagram, explain the pullup and pulldown resistor.
- Pull-up resistors are resistors used in logic circuits to ensure a well-defined logical level at a pin under all conditions.
- Pull-up resistors are resistors which are used to ensure a wire is pulled to a high logical level in the absence of an input signal.

→ Digital logic circuits have 3 logic states: high, low & floating.

→ High-impedance state occurs when the pin is not pulled to a high or low logic level, but is left "floating" instead.




Pull-up resistor Circuit

⇒ Pull-down resistors work in the same manner as pull-up resistors, except that they pull the pin to a logic low will.

→ They are connected b/w ground & the appropriate pin on a device.


→ The pull-down resistor must have a larger ~~resistor~~ resistance than the impedance of the logic circuit.



Pull-down resistor.

- (b) with a neat diagram, explain the concept of arbitration in I₂C.
- I₂C is designed for multimaster purpose that means, more than one device can initiate transfer.
 - Bus arbitration occurs when two or more Master start a transfer at the same time.
 - the I₂C bus was originally developed as a multimaster bus. This means that more than one device initiating transfer can be active in the system.
 - when using only one master on the bus, there is no real risk of captured data, except if a slave device is malfunctioning or if there is a fault condition involving in the SDA / SCL bus.

→ As long as the two MCU's monitor is going on the bus and as long as I are aware that a transaction is going on because that last command was a STOP, there occurs no problem.




Q7 What is clock stretching? Explain clock stretching in I₂C.

⇒ Clock stretching allows an I₂C slave device to force the master device into a wait state. A slave device may perform clock stretching when it needs more time to manage data such as store received data or prepare the transmit of another byte of data.

→ Clock stretching in I₂C devices can slowdown communication by stretching SCL :- during an SCL low phase any I₂C device on the bus may additionally hold down SCL to prevent it to rise again enabling them to slow down the SCL clock rate or to stop I₂C communication for a while.

It is also referred to as clock synchronization.
 Q) Explain the working of DB9 pins and handshaking with the modem




Pin	Signal	Signal name	DTE signal direction
1.	DCD	Data Carrier detect	In
2.	RxD	Receiver data	In
3.	TxD	Transmit data	out
4.	DTR	Data terminal ready	out
5.	GND	Ground	-
6.	DSR	Data Set Ready	In
7.	RTS	Request to Send	out
8.	CTS	Clear to send	In
9.	RI	Ring Indicator	In

→ Handshaking modem :-

- A modem handshake is what occurs when the receiving modem answer the phone call and the two modems begin to communicate.
- Before anything happens the modem must evaluate the quality of the time negotiate error control protocols and data comparison that they can both recognise & work. This process is called handshake.

Q29 Explain the RS232 Connection with a microcontroller



→ Several devices collect data from sensors and send it to another unit like a Computer for further processing. Data transfer/communication is generally done in two ways.

→ Serial communication on the other hand way only one or two data lines transfer, which is generally used for long distance communication.

- An important parameter considered while interfacing signal port is the Baud rate which is the speed at which data is transmitted serially.
- Microcontroller can be set to transfer & receive signal data at different baud rate using software instructions.

③ Explain the frame format in UART communication.

- Baud rate - Baud rate in a data transmission refers to the number of symbols transferred per second. A symbol is a group of a fixed number of bits.
- Data framing - UART transmits data in packets. Each data packet may contain one start bit, 5 to 9 data bits, an optional parity bit and 1 or 2 stop bits.

START	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	P _B	STOP
-------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	------

→ UART receives the data from the data bus and this data are being sent by CPU, memory or microcontroller.

→ The data transmission from the data bus to UART is in parallel mode.

→ UART adds the start bit, parity bit and a stop bit to the data received from the data bus.

- which creates a data packet.
- This data packet is serially transmitted to the receiving UART by the transmitter.
- The receiving pin of the receiver UART reads the data bit by bit. This data is again converted into parallel form at the receiver.
- Start bit: When there is no data transmission, the UART transmission line is held at high voltage to transition acts as the start bit. When the receiving UART detects the high to low voltage transition, it begins reading the data frame at the frequency of baud rate.
- Data frame: The data bits are usually 5 to 8 in members. If no parity bit is used, it can be 9 bit long. In general case the MSB of the data is transmitted first.
- Parity bit: The parity bit is used to indicate the change in data during transmission. The reason for change in data is mismatched baud rate.
- Stop bit: To mark the end of the data present, the sending UART drives the data transmission line from a low to high voltage.

- Explain the difference between serial v/s Parallel
Analog v/s Digital
Synchronous v/s Asynchronous.

Serial

- a) Data is transmitted bit after the bit in a single line. → Data is transmitted simultaneously through group of lines.
- Data Congestion takes place. → No data Congestion.
- Low speed transmission → High speed transmission.
- Implementation of serial links is not an easy task → Parallel data links are easily implemented as hardware.
- No Crosstalk problem → Crosstalk creates interface b/w parallel lines.
- The bandwidth of serial wire is much higher → The Bandwidth of parallel wire is much lower.

Analog

- Transmitted modulated signal is analog in nature digital. i.e, train of digital pulses.
- Amplitude frequency or phase Variations in the transmitted signal represent the information or message.
- Amplitude width or position of the transmitted pulses is transmitted in the form of code words.

Parallel

Digital

- Noise immunity is poor → Noise immunity is excellent.
- Cooling is not possible → Cooling techniques can be used to detect & correct the error.
- FDM is used for multiplexing → TDM is used for multiplexing.
- Analog modulation system → Digital modulation are AM, FM, PM, PAM, PWM system are PCM, PADM, DPCM.

c) Synchronous Asynchronous

- | | |
|---|--|
| <ul style="list-style-type: none"> → Communicated in real time → Creates interrupt in working → Sends the data & receives data on same clock frequencies → Faster → No overhead of extra start & stop bit → Uses constant time interval | <ul style="list-style-type: none"> → Eliminates Interrupt → Sends & receives data on different clock frequencies. → Slower → User Start & Stop bit. → Uses random or irregular time interval. |
|---|--|