



Lab Report

LAB — 02

CSE — 206

Presented By:

- **Name:** Tunazzinur Rahman Kabbo
- **Intake:** 44
- **Sec:** 07
- **ID:** 19202103268

CSE — 206

Presented To:

❖ **Iffat Tamanna**

Lecturer, BUBT

Department of Computer Science & Engineering

Email: iffat@bubt.edu.bd

LAB-02

Name of the experiment: Implementation of

basic logic gates using universal gates. (NAND and NOR).

NAND Gate:


Equipments:

- (i) Proteus Software.
- (ii) NAND Gate (7400).
- (iii) LOGIC PROBE (BIG).
- (iv) LOGIC STATE.

Description:

The NAND gate represents the complement of the AND operation. It's name is an abbreviation of NOT AND. It has the following truth table.

A	B	Output
0	0	1
0	1	1
1	0	1
1	1	0



To create other basic gates from NAND:

$$\text{AND Gate} = (A \text{ NAND } B) \text{ NAND } (A \text{ NAND } B)$$

$$\text{OR Gate} = (A \text{ NAND } A) \text{ NAND } (B \text{ NAND } B)$$







$$\text{NOT Gate} = A \text{ NAND } A$$

$$\text{X-OR Gate} = [A \text{ NAND } (A \text{ NAND } B)] \text{ NAND } [B \text{ NAND } (A \text{ NAND } B)]$$

$$\text{NOR Gate} = [(A \text{ NAND } A) \text{ NAND } (B \text{ NAND } B)] \text{ NAND } [(A \text{ NAND } A) \text{ NAND } (B \text{ NAND } B)]$$

$$\text{X-NOR Gate} = \{ [A \text{ NAND } (A \text{ NAND } B)] \text{ NAND } [B \text{ NAND } (A \text{ NAND } B)] \} \text{ NAND } \{ [A \text{ NAND } (A \text{ NAND } B)] \text{ NAND } [B \text{ NAND } (A \text{ NAND } B)] \}$$

Universal NAND

NOT			XOR
AND			
OR			XNOR
NOR		7400 NAND Used	

NOR Gate:

Equipments:

- (i) Proteus Software.
- (ii) NOR Gate (NOR)
- (iii) LOGIC PROBE
- (iv) LOGIC STATE

Description:

The NOR gate represents the complement of the OR operation. Its name is an abbreviation of NOT OR. It has the following truth table:

A	B	Output
0	0	1
0	1	0
1	0	0
1	1	0



A NOR gate is a universal gate. So, other basic gates can be represented as a combination of NOR gates:

$$\text{AND} = (A \text{ NOR } A) \text{ NOR } (B \text{ NOR } B)$$

$$\text{OR} = (A \text{ NOR } B) \text{ NOR } (A \text{ NOR } B)$$







$$\text{NOT} = A \text{ NOR } A$$

$$\text{XOR} = (A \text{ NOR } A) \text{ NOR } (B \text{ NOR } B) \text{ NOR } (A \text{ NOR } B)$$

$$\text{NAND} = [(A \text{ NOR } A) \text{ NOR } (B \text{ NOR } B)] \text{ NOR } [(A \text{ NOR } A) \text{ NOR } (B \text{ NOR } B)]$$

$$\text{XNOR} = [A \text{ NOR } (A \text{ NOR } B)] \text{ NOR } [B \text{ NOR } (A \text{ NOR } B)]$$

Universal NOR

NOT			
OR			XNOR
AND			NAND
XOR		NOR gate used	

Conclusion:

- (i) We have learnt how to implement basic gates from universal gates.
- (ii) We have learnt what is NAND and what is NOR.
- (iii) We understood the NAND and NOR gates to build up basic gates.
- (iv) We got two types of variant of each gate from NAND and NOR.
- (v) We have also learnt how to implement circuits in Proteus Software.

THE END