

logical address spins Paging (leet #09) Whenever a process is created, it is divided into pages. When the process has to be executed, The whole process will be loaded into the memory. If the process requires n pages then there needs to be n frames available in memory that would be allocated to the process. When pioces is loaded in the memory, the base address of frame of each page is added in the page table. When upu generales a logical address then it is translated into the physical address by MMU-

-) Pages are of fixed size and each page table has associated frame number.
has associated frame number.
raging has internal pagmantation.
101) rementer 117 has al addien 101 %
UPU generates the togical address, which is divided into:
Pid
page no. effect (displacement within page /frame,
(index of page table which tells the frame (base add) where that page will be mapped)
(base add) where that page will the mapped)





There is a free page table list available to show which memory frames are available and when the pages of process are loaded into memory, those frames are removed from free list.

rucing paging, for each process a page table is reated which stores all the possible page number present in the logical address space. For each entry, the frame number is mentioned. If that page is not in process's logical address space then O is mentioned in place of frame no.

There is a valid-invalid bit written next to each page. If a test page exists in process's logical address space then bit is set to valid ofherwise bit is set to invalid.

If LPV generates an address for those pages whose bet is invalid then a teap is generated.

In this way, CPV can not access the wrong address space.

Example: in a system with a 14-bit addiess space (0 to 16383), there is a program that holds (0 to 10468) addresses. Each page is of 2kB.

This means process can access page 0,1,2,3, 4,5 but the page 6 and 7 are not in process address space thus it can not be accessed.

