

Paging (lect #09)

Whenever a process is created, it is divided into pages. When the process has to be executed, the whole process will be loaded into the memory. If the process requires n pages then there needs to be n frames available in memory that would be allocated to the process.

When process is loaded in the memory, the base address of frame of each page is added in the page table.

When CPU generates a logical address then it is translated into the physical address by MMU.

→ Pages are of fixed size and each page ~~table~~ has associated frame number.

→ Paging has internal fragmentation.


CPU generates the logical address, which is divided into:



↓
page no.

↓
offset (displacement within page/frame,
added to base address)

(index of page table
which tells the frame
(base add) where that page will be mapped)



eg: $p = 1$ $f = 1000$ $d = 15$ now go to 1015 in memory.

↓
in page table

free-frame list

14

13

18

20

15

Page 0
Page 1
Page 2
Page 3


13

14

15

18

20



free-frame list

Page 0
Page 1
2
3

0	14
1	13
2	18
3	20


13

14

15

18

20



after allocation.

Before allocation

There is a free ^{frame} ~~page table~~ list available to show which memory frames are available and when the pages of process are loaded into memory, these frames are removed from free list.

during paging, for each process a page table is created which stores all the possible page numbers present in the logical address space. For each entry, the frame number is mentioned. If that page is not in process's logical address space then 0 is mentioned in place of frame no.

There is a valid-invalid bit written next to each page. If a ~~bit~~ page exists in process's logical address space then bit is set to valid otherwise bit is set to invalid.

If CPU generates an address for those pages whose bit is invalid then a trap is generated.

In this way, CPU can not access the wrong address space.

Example: in a system with a 14-bit address space (0 to 16383), there is a program that holds (0 to 10468) addresses. Each page is of 2KB. This means process can access page 0, 1, 2, 3, 4, 5 but the page 6 and 7 are not in process address space thus it can not be accessed.

valid-invalid bit diagram:

Page 0
Page 1
Page 2
Page 3
Page 4

frame
no.

valid-invalid
bit

0	2	v
1	3	v
2	4	v
3	7	v
4	8	v
5	0	i
6	0	i
7	0	i

0	
1	
2	Page 0
3	Page 1
4	Page 2
5	
6	
7	Page 3
8	Page 4
9	
10	
11	