
Resistance-state RTL
Two-polarity BIST
Per-bit health selection
End-to-end verification
8 / 16 / 32 bits
Actual diagnosis maps
Defect-aware tests
2 or 32 shared spares
16-bit paired tests
Registered implementation
Core area and latency
Internal timing at 100 MHz
Sensing and model checks
Calibrated thresholds
VTEAM endpoints