
Core LUTs
700
600
500
400
300
200
100
8
16
32
Logical word width (bits)
Core flip-flops
400
350
300
250
200
150
100
50
0
8
16
32
Logical word width (bits)
Setup slack at 100 MHz (ns)
6.0
5.5
5.0
4.5
4.0
3.5
3.0
8
16
32
Logical word width (bits)
Standard TMR
Self-purging TMR
SECDED
Proposed destructive
Proposed preserving