# **CS 766**: Analysis of Concurrent Programs

Krishna. S

## **Outline**

• Intersection of PL and Formal Methods

## Concurrency

#### Concurrency is everywhere!

- Lowest level of system design : chips
  - Leading architectures are all multicore
  - $\circ$  Examples : Intel, IBM POWER, ARM
- · Highest level of system design
  - o Distributed databases: Facebook, Amazon Aurora
- Development of Programming Languages
  - o C++11, C20, Java
  - o concurrency primitives: locks, threads, release accesses, acquire accesses etc

# An Example of a Concurrent Program

#### Store Buffer

$$x = 0, y = 0$$

$$W(y,1);$$
  
 $a:=R(x,\cdot)$ 

$$W(x,1);$$
  
 $b:=R(y,\cdot)$ 

$$b := R(y, \cdot)$$

# An Example of a Concurrent Program

#### Store Buffer

$$x = 0, y = 0$$

$$W(y,1);$$
 $a := R(x,\cdot)$ 
 $W(x,1);$ 
 $b := R(y,\cdot)$ 

#### **Outcomes**

$$a = 1, b = 1$$
  
 $a = 1, b = 0$   
 $a = 0, b = 1$   
 $a = 0, b = 0$ 

# **Memory Models**

How do we keep track of "what's happening underneath"?

- A memory model is a contract between a concurrent program and the machine it runs on
- A formal specification of all the behaviors that can arise due to concurrency and "weak" consistency


# **Memory Models**

How do we keep track of "what's happening underneath"?

- A memory model is a contract between a concurrent program and the machine it runs on
- A formal specification of all the behaviors that can arise due to concurrency and "weak" consistency

When we think of concurrency, we typically assume **Sequential Consistency** (SC)

# Sequential Consistency (SC)




 ${\small \mbox{Leslie Lamport}} \\ \mbox{How to Make a Multiprocessor Computer That Correctly Executes Multiprocess} \\ \mbox{Programs, IEEE Trans. Computers, 1979.} \\$ 

## **Sequential Consistency**


## Lamport's Formulation of Sequential Consistency

"... the result of any execution is the same as if the operations of all the processors were executed in some sequential order, and the operations of each individual processor appear in this sequence in the order specified by its program"

- Thread communication goes through the shared memory
- Under SC, all threads see the same order of writes




- Thread communication goes through the shared memory
- Under SC, all threads see the same order of writes



# Store Buffer x = 0, y = 0 W(y,1); $a := R(x,\cdot)$ W(x,1); $b := R(y,\cdot)$

- Thread communication goes through the shared memory
- Under SC, all threads see the same order of writes




#### Store Buffer

$$x = 0, y = 0$$
 $W(y,1);$ 
 $a := R(x,1)$ 
 $W(x,1);$ 
 $b := R(y,1)$ 

$$a=1$$
,  $b=1$ 

- Thread communication goes through the shared memory
- Under SC, all threads see the same order of writes




#### Store Buffer

$$x = 0, y = 0$$
 $W(y,1);$ 
 $a := R(x,1)$ 
 $W(x,1);$ 
 $W(x,1$ 

$$a = 1, b = 1$$
   
 $a = 1, b = 0$ 

- Thread communication goes through the shared memory
- Under SC, all threads see the same order of writes




#### Store Buffer

$$x = 0, y = 0$$
 $W(y,1);$ 
 $a := R(x,0)$ 
 $W(x,1);$ 
 $b := R(y,1)$ 

$$a = 1, b = 1$$
   
 $a = 1, b = 0$    
 $a = 0, b = 1$ 

- Thread communication goes through the shared memory
- Under SC, all threads see the same order of writes



#### Store Buffer


$$x = 0, y = 0$$

$$W(y,1);$$
 $a := R(x,0)$ 

$$W(x,1);$$
 $b := R(y,0)$ 

$$a = 1, b = 1 \checkmark$$
  
 $a = 1, b = 0 \checkmark$   
 $a = 0, b = 1 \checkmark$   
 $a = 0, b = 0$ 

- Thread communication goes through the shared memory
- Under SC, all threads see the same order of writes



#### Store Buffer

$$x = 0, y = 0$$
 $W(y, 1);$ 
 $a := R(x, 0)$ 
 $W(x, 1);$ 
 $b := R(y, 0)$ 

$$a = 1, b = 1$$
   
 $a = 1, b = 0$    
 $a = 0, b = 1$    
 $a = 0, b = 0$  X

2+2W  

$$x = 0, y = 0$$
  
 $W(x,1);$   
 $W(y,1);$   
 $W(y,2);$   
 $a := R(y,\cdot)$   
 $W(x,2);$   
 $b := R(x,\cdot)$ 

2+2W  

$$x = 0, y = 0$$
  
 $W(x,1);$   
 $W(y,2);$   
 $a := R(y,\cdot)$   
 $W(y,1);$   
 $W(x,2);$   
 $W(x,2);$   
 $W(x,2);$ 

2+2W  

$$x = 0, y = 0$$
  
 $W(x,1);$   
 $W(y,2);$   
 $a := R(y,1)$   
 $W(y,1);$   
 $W(x,2);$   
 $W(x,2);$   
 $W(x,2);$ 

$$a = 1, b = 1 X$$

2+2W  

$$x = 0, y = 0$$
  
 $W(x,1);$   
 $W(y,2);$   
 $a := R(y,1)$   
 $W(y,1);$   
 $W(x,2);$   
 $W(x,2);$   
 $W(x,2);$ 

$$a = 1, b = 1 X$$
  
 $a = 1, b = 0 X$ 

2+2W  

$$x = 0, y = 0$$
  
 $W(x,1);$   
 $W(y,2);$   
 $a := R(y,0)$   
 $W(y,1);$   
 $W(x,2);$   
 $W(x,2);$   
 $W(x,2);$   
 $W(x,2);$ 

$$a = 1, b = 1 X$$
  
 $a = 1, b = 0 X$   
 $a = 0, b = 1 X$ 

2+2W  

$$x = 0, y = 0$$
  
 $W(x,1);$   
 $W(y,2);$   
 $a := R(y,0)$   
 $W(y,1);$   
 $W(x,2);$   
 $W(x,2);$   
 $W(x,2);$ 

$$a = 1, b = 1 X$$
  
 $a = 1, b = 0 X$   
 $a = 0, b = 1 X$   
 $a = 0, b = 0 X$ 

2+2W  

$$x = 0, y = 0$$
  
 $W(x,1);$   
 $W(y,2);$   
 $a := R(y,1)$   
 $W(y,1);$   
 $W(x,2);$   
 $W(x,2);$   
 $W(x,2);$ 

Can we witness a = 2, b = 1?

#### **SC** Outcomes

$$a = 1, b = 1 X$$
  
 $a = 1, b = 0 X$   
 $a = 0, b = 1 X$   
 $a = 0, b = 0 X$   
 $a = 1, b = 2 V$ 

9

# Weak Consistency








# **Weak Consistency**



Maintaining strong consistency is hard

## Intel x-86 TSO Architecture

- Thread writes go to a thread-owned buffer
- Buffers non-deterministically flush to memory
- A thread always reads from its buffer, if possible



- Every SC behavior is realizable under TSO
  - Flush each buffer immediately

## Intel x-86 TSO Architecture

(2009)

Optimizations using local write buffers to avoid explicit cost of synchronization S. Owens, S. Sarkar, and P. Sewell. A better x86 memory model: x86-TSO

SPARC International, Inc. The SPARC Architecture Manual Version 9 (1994) Intel. 2014. Intel 64 and IA-32 architectures software developer's manual

## Store Buffer under x-86 TSO

#### Store Buffer

$$x = 0, y = 0$$

$$W(y,1);$$
 $a := R(x,\cdot)$ 
 $W(x,1);$ 
 $b := R(y,\cdot)$ 

## Store Buffer under x-86 TSO

#### Store Buffer

$$W(y,1);$$
  
 $a:=R(x,\cdot)$   $W(x,1);$   
 $b:=R(y,\cdot)$ 

x = 0, y = 0

Allows more behaviours than SC

#### **TSO Outcomes**

$$a = 1, b = 1 \checkmark$$
  
 $a = 1, b = 0 \checkmark$   
 $a = 0, b = 1 \checkmark$   
 $a = 0, b = 0 \checkmark$ 

## 2+2W in x-86 TSO

2+2W  

$$x = 0, y = 0$$
  
 $W(x,1);$   
 $W(y,2);$   
 $a := R(y,\cdot)$   
 $W(y,1);$   
 $W(x,2);$   
 $W(x,2);$   
 $W(x,2);$ 

## 2+2W in x-86 TSO

2+2W  

$$x = 0, y = 0$$
  
 $W(x,1);$   
 $W(y,1);$   
 $W(y,2);$   
 $A := R(y, \cdot)$   
 $W(x,2);$   
 $A := R(x, \cdot)$ 

Also allows a = 2, b = 1

#### **TSO Outcomes**

$$a = 1, b = 1 X$$
  
 $a = 1, b = 0 X$   
 $a = 0, b = 1 X$   
 $a = 0, b = 0 X$   
 $a = 1, b = 2 X$ 

# **Other Hardware Memory Models**

- POWER Architecture
- ARM Architecture
- Uses optimizations using hierarchies of caches or speculative execution

Allows more behaviours than SC as well, implement weak consistency

# Weak Consistency in Programming Languages

- Specifications of programming languages such as C++ formulate weak consistency
- Release, acquire and relaxed memory accesses
- Allows to demand SC behaviour when you need it with synchronization primitives

# Release Acquire Fragment of C11

#### Store Buffer

$$x = 0, y = 0$$

$$W(y,1);$$
 $a := R(x,\cdot)$ 
 $W(x,1);$ 
 $b := R(y,\cdot)$ 

# Release Acquire Fragment of C11

#### Store Buffer

$$x = 0, y = 0$$

$$W(y,1);$$

$$a := R(x,\cdot)$$

$$W(x,1);$$

$$b := R(y,\cdot)$$

same behaviours as x-86 TSO

#### **RA Outcomes**

$$a = 1, b = 1 \checkmark$$
  
 $a = 1, b = 0 \checkmark$   
 $a = 0, b = 1 \checkmark$   
 $a = 0, b = 0 \checkmark$ 

## 2+2W in RA

2+2W  

$$x = 0, y = 0$$
  
 $W(x,1);$   
 $W(y,1);$   
 $W(y,2);$   
 $a := R(y,\cdot)$   
 $W(x,2);$   
 $b := R(x,\cdot)$ 

#### 2+2W in RA

2+2W  

$$x = 0, y = 0$$
  
 $W(x,1);$   
 $W(y,2);$   
 $a := R(y,\cdot)$   
 $W(y,1);$   
 $W(x,2);$   
 $W(x,2);$   
 $W(x,2);$ 

More behaviours than SC and x-86 TSO

#### **RA Outcomes**

$$a = 1, b = 1$$
   
 $a = 1, b = 0$    
 $a = 0, b = 1$    
 $a = 0, b = 0$    
 $a = 1, b = 2$ 

Part 1: Reachability

- Formal Semantics
- Undecidability of reachability in general concurrent programs (with recursion) under SC
- Under approximations
  - o Bounded model checking. Goes via encoding into SMT formulae
  - Bounded context switching. Bounded reachability in concurrent pushdown systems
  - o BMC, CBMC Tools
  - Recursion-free programs : PSPACE-complete. Employ reductions

- x-86 TSO: Decidable, non-primitive-recursive complete
  - Formal Semantics
  - Decidability follows by showing that x-86 TSO is a Well Structured Transition System (WSTS)
  - Lower bounds by employing reductions

- Release-Acquire Fragment of C11 : Undecidable
- Novel Under approximation of View Bounding and tool VBMC

- Release-Acquire Fragment of C11 : Undecidable
- Novel Under approximation of View Bounding and tool VBMC

## \_\_\_\_

Part 2 : Consistency Checking

### Some background

• Axiomatic Semantics

### **Consistency-checking Problems**


### Consistency checking

Given a candidate trace (execution graph) G = (E, po) and a memory model M, decide if G is consistent with M.

• *G* can have different forms. It typically contains a set of events *E* and the program order *po* between them


#### Value consistency

Additionally given a value function v, specifying for each event e the value v(e) it reads/writes.



### Reads-from (RF) consistency

Additionally given a reads-from function rf, specifying for each read R the write ff(R) that R reads from.



• Consistency-checking is hard even for SC

Consistency-checking is hard even for SC

#### **Theorem**

Value-consistency for SC is NP-hard even

- on inputs with just 3 threads
- on inputs over 1 shared variable

Consistency-checking is hard even for SC

#### **Theorem**

Value-consistency for SC is NP-hard even

- on inputs with just 3 threads
- on inputs over 1 shared variable

#### **Theorem**

RF-consistency for SC is **NP**-hard.

Consistency-checking is hard even for SC

#### **Theorem**

Value-consistency for SC is NP-hard even

- on inputs with just 3 threads
- on inputs over 1 shared variable

#### **Theorem**

RF-consistency for SC is NP-hard.

#### **Theorem**

RF-consistency for SC is solvable in  $O(k \cdot n^k)$  time, for n events and k threads.

- Polynomial for fixed k = O(1)
- What about other memory models?

# \_\_\_\_

Part 3: Model Checking

### **Model Checking**

- The two most natural model-checking questions are
  - 1. Plain reachability (safety)
    - ▶ Is a thread state reachable by some execution?
  - 2. Repeated reachability (liveness)
    - ▶ Is a thread state reachable repeatedly?

### **Model Checking**

- The two most natural model-checking questions are
  - 1. Plain reachability (safety)
    - ▶ Is a thread state reachable by some execution?
  - 2. Repeated reachability (liveness)
    - ▶ Is a thread state reachable repeatedly?
- Naturally, reachability is undecidable even on sequential programs
- Focus on bounded data domains
- Reachability on sequential programs is decidable

### **Model Checking**

- The two most natural model-checking questions are
  - 1. Plain reachability (safety)
    - ▶ Is a thread state reachable by some execution?
  - 2. Repeated reachability (liveness)
    - ▶ Is a thread state reachable repeatedly?
- Naturally, reachability is undecidable even on sequential programs
- Focus on bounded data domains
- Reachability on sequential programs is decidable
- What about concurrent programs (still, over bounded data domains)?
- It largely depends on the memory model

## Part 4: Robustness

#### Robustness

 A program running under weak memory may or may not exhibit additional behavior compared to SC

#### Robustness

 A program running under weak memory may or may not exhibit additional behavior compared to SC

#### Robustness

A program P is **robust** under a weak memory model M if every state reachable under M is also reachable under SC.

#### Robustness

 A program running under weak memory may or may not exhibit additional behavior compared to SC

#### Robustness

A program P is **robust** under a weak memory model M if every state reachable under M is also reachable under SC.

- We are interested in criteria that imply robustness
- Such criteria should be easier to understand than weak-memory behavior
  - We shouldn't expect programmers to fully grasp weak-memory behavior

### **Further Directions**

- Concurrency with GPUs
- Learning weak memory models
- Algorithms for Concurrent Data Structures

### Tentative Evaluation Plan (can change)

- 30% Quizzes
- 35-40% Endsem
- 30-35% Paper presentations or Projects in groups of 2