

CS 766 : Analysis of Concurrent Programs

Krishna. S

Operational Semantics of SC

Axiomatic Semantics of SC

Operational Semantics of SC

- Here we present (small-step) **operational semantics**
- Allowed behavior is captured as runs of a Labeled Transition System (LTS)

- Here we present (small-step) **operational semantics**
- Allowed behavior is captured as runs of a Labeled Transition System (LTS)
- The states of the LTS capture some state information about the program
 - pc, register storage, “shared memory”

- Here we present (small-step) **operational semantics**
- Allowed behavior is captured as runs of a Labeled Transition System (LTS)
- The states of the LTS capture some state information about the program
 - pc, register storage, “shared memory”
- The transitions of the LTS capture execution steps
 - E.g., a thread reading from a local register, or a memory update

A Minimal Concurrent Programming Language

Domains:

$r \in \text{Reg}$

local registers

$x \in \text{Loc}$

shared-memory locations

$v \in \text{Data}$

data domain

$i \in \{1, \dots, k\}$

thread identifiers

A Minimal Concurrent Programming Language

Domains:

$r \in \text{Reg}$	local registers
$x \in \text{Loc}$	shared-memory locations
$v \in \text{Data}$	data domain
$i \in \{1, \dots, k\}$	thread identifiers

Expressions and commands:

$e ::= r \mid v \mid e + e \mid e \cdot e \mid \dots$
 $c ::= \text{skip} \mid \text{If } e \text{ then } c \text{ else } c \mid \text{While } e \text{ do } c \mid \text{fence()}$
 $c; c \mid r := e \mid r := x \mid x := e \mid r := \text{ARW}(x, e, e)$

A Minimal Concurrent Programming Language

Domains:

$r \in \text{Reg}$	local registers
$x \in \text{Loc}$	shared-memory locations
$v \in \text{Data}$	data domain
$i \in \{1, \dots, k\}$	thread identifiers

Expressions and commands:

$e ::= r \mid v \mid e + e \mid e \cdot e \mid \dots$
 $c ::= \text{skip} \mid \text{If } e \text{ then } c \text{ else } c \mid \text{While } e \text{ do } c \mid \text{fence()}$
 $c; c \mid r := e \mid r := x \mid x := e \mid r := \text{ARW}(x, e, e)$

Concurrent programs: $P: i \mapsto c_i$, maps a program c_i to each thread i

Structure of the LTS

- A single thread executes steps $c, s \xrightarrow{\ell} c', s'$

Structure of the LTS

- A single thread executes steps $c, s \xrightarrow{\ell} c', s'$
 - c, c' is the thread's program source
 - s, s' is the thread's register storage

Structure of the LTS

- A single thread executes steps $c, s \xrightarrow{\ell} c', s'$
 - c, c' is the thread's program source
 - s, s' is the thread's register storage
 - ℓ specifies the instruction executed
 - ▶ $\ell = \epsilon$ if the thread takes a silent step, not interacting with shared memory
 - ▶ $\ell = R(x, v)/W(x, v)/ARW(x, v_1, v_2)$ if the thread interacts with shared memory

Structure of the LTS

- A single thread executes steps $c, s \xrightarrow{\ell} c', s'$
 - c, c' is the thread's program source
 - s, s' is the thread's register storage
 - ℓ specifies the instruction executed
 - ▶ $\ell = \epsilon$ if the thread takes a silent step, not interacting with shared memory
 - ▶ $\ell = R(x, v)/W(x, v)/ARW(x, v_1, v_2)$ if the thread interacts with shared memory
- A concurrent program chooses a thread to execute a step: $P, S \xrightarrow{i:\ell} P', S'$
 - P, P' is the concurrent program source
 - S, S' is the register storage of each thread
 - $i : \ell$ specifies that thread i executes instruction ℓ

Structure of the LTS

- A single thread executes steps $c, s \xrightarrow{\ell} c', s'$
 - c, c' is the thread's program source
 - s, s' is the thread's register storage
 - ℓ specifies the instruction executed
 - ▶ $\ell = \epsilon$ if the thread takes a silent step, not interacting with shared memory
 - ▶ $\ell = R(x, v)/W(x, v)/ARW(x, v_1, v_2)$ if the thread interacts with shared memory
- A concurrent program chooses a thread to execute a step: $P, S \xrightarrow{i:\ell} P', S'$
 - P, P' is the concurrent program source
 - S, S' is the register storage of each thread
 - $i : \ell$ specifies that thread i executes instruction ℓ
- The shared memory is defined as an LTS with transitions $M \xrightarrow{i:\ell} M'$
 - M, M' are states of the shared memory
 - Transitions depend on the **memory model**

Structure of the LTS

- A single thread executes steps $c, s \xrightarrow{\ell} c', s'$
 - c, c' is the thread's program source
 - s, s' is the thread's register storage
 - ℓ specifies the instruction executed
 - ▶ $\ell = \epsilon$ if the thread takes a silent step, not interacting with shared memory
 - ▶ $\ell = R(x, v)/W(x, v)/ARW(x, v_1, v_2)$ if the thread interacts with shared memory
- A concurrent program chooses a thread to execute a step: $P, S \xrightarrow{i:\ell} P', S'$
 - P, P' is the concurrent program source
 - S, S' is the register storage of each thread
 - $i : \ell$ specifies that thread i executes instruction ℓ
- The shared memory is defined as an LTS with transitions $M \xrightarrow{i:\ell} M'$
 - M, M' are states of the shared memory
 - Transitions depend on the **memory model**
- The behavior of the concurrent program is an LTS with transitions $P, S, M \Rightarrow P', S', M'$, capturing either
 - ϵ transitions which are internal for P, S or M , or
 - $i : \ell$ transitions on which threads interact with the shared memory

Thread Operations

Store: $s: \text{Reg} \rightarrow \text{Data}$

Initial store: $s = \lambda r.0$ for all i

States: $\langle c, s \rangle \in \text{Command} \times \text{Store}$

Transitions:

$$\begin{array}{c} \frac{}{\langle \mathbf{skip}; c, s \rangle \xrightarrow{\epsilon} \langle c, s \rangle} \quad \frac{\langle c_1, s \rangle \xrightarrow{\ell} \langle c'_1, s' \rangle}{\langle c_1; c_2, s \rangle \xrightarrow{\ell} \langle c'_1; c_2, s' \rangle} \quad \frac{s' = s[r \mapsto s(e)]}{\langle r := e, s \rangle \xrightarrow{\epsilon} \langle \mathbf{skip}, s' \rangle} \\[10pt] \frac{\ell = R(x, v), s' = s[r \mapsto v]}{\langle r := x, s \rangle \xrightarrow{\ell} \langle \mathbf{skip}, s' \rangle} \quad \frac{\ell = W(x, s(e))}{\langle x := e, s \rangle \xrightarrow{\ell} \langle \mathbf{skip}, s \rangle} \\[10pt] \frac{s(e) \neq 0}{\langle \mathbf{If } e \mathbf{ then } c_1 \mathbf{ else } c_2 \rangle \xrightarrow{\epsilon} \langle c_1, s \rangle} \quad \frac{s(e) = 0}{\langle \mathbf{If } e \mathbf{ then } c_1 \mathbf{ else } c_2 \rangle \xrightarrow{\epsilon} \langle c_2, s \rangle} \\[10pt] \frac{}{\langle \mathbf{While } e \mathbf{ do } c, s \rangle \xrightarrow{\epsilon} \langle \mathbf{If } e \mathbf{ then } c; \mathbf{While } e \mathbf{ do } c \mathbf{ else skip}, s \rangle} \end{array}$$

Thread Operations (Cont'd)

$$\frac{\ell = R(x, v), v \neq s(e_r)}{\langle r := \mathbf{ARW} (x, e_r, e_w), s \rangle \xrightarrow{\ell} \langle \mathbf{skip}, s[r \mapsto 0] \rangle}$$

$$\frac{\ell = ARW(x, s(e_r), s(e_w))}{\langle r := \mathbf{ARW} (x, e_r, e_w), s \rangle \xrightarrow{\ell} \langle \mathbf{skip}, s[r \mapsto 1] \rangle}$$

$$\frac{}{\langle \mathbf{fence}, s \rangle \xrightarrow{F} \langle \mathbf{skip}, s \rangle}$$

Concurrent Program Operations

State: $\langle P, S \rangle \in \text{Program} \times (\{1, \dots, k\} \rightarrow \text{Store})$

Transition: Thread i makes a step


$$\frac{\langle P(i), S(i) \rangle \xrightarrow{\ell} \langle c, s \rangle}{\langle P, S \rangle \xrightarrow{i:\ell} \langle P[i \mapsto c], S[i \mapsto s] \rangle}$$

SC Memory

SC Memory State:

$M : \text{Loc} \rightarrow \text{Data}$

Initial state: $M_0 = \lambda x.0$




SC Memory

SC Memory State:

$M : \text{Loc} \rightarrow \text{Data}$

Initial state: $M_0 = \lambda x.0$



Transitions:

WRITE

$$\frac{\ell = W(x, v)}{M \xrightarrow{i:\ell} M[x \mapsto v]}$$

READ

$$\frac{\ell = R(x, v), M(x) = v}{M \xrightarrow{i:\ell} M}$$

CAS

$$\frac{\ell = ARW(x, v_r, v_w), M(x) = v_r}{M \xrightarrow{i:\ell} M[x \mapsto v_w]}$$

FENCE

$$\frac{\ell = F}{M \xrightarrow{i:\ell} M}$$

Concurrent System Operations (Program + SC Memory)

State: $\langle P, S, M \rangle \in \text{Program} \times (\{1, \dots, k\} \rightarrow \text{Store}) \times \text{Memory state}$

Transitions:

THREAD

$$\frac{\langle P, S \rangle \xrightarrow{i:\epsilon} \langle P', S' \rangle}{\langle P, S, M \rangle \Rightarrow \langle P', S', M \rangle}$$

THREAD + MEMORY

$$\frac{\langle P, S \rangle \xrightarrow{i:\ell} \langle P', S' \rangle, M \xrightarrow{i:\ell} M'}{\langle P, S, M \rangle \Rightarrow \langle P', S', M' \rangle}$$

Concurrent program and memory synchronize on non-silent transitions

Axiomatic Semantics of SC

- Axiomatic semantics are defined on program **executions**(traces)
- An execution contains sets of **events**, which capture the execution of program instructions
- Events are related with various **relations**, capturing, e.g., the order that they were executed, the write that a read is observing, etc.
- Axiomatic semantics are phrased as **rules (axioms)** that these relations must satisfy

Events

Labels

An event **label** is one of the following

$$R(x, v_r) \quad W(x, v_w) \quad ARW(x, v_r, v_w) \quad F$$

where $x \in \text{Loc}$ and $v_r, v_w \in \text{Data}$

Events

Labels

An event **label** is one of the following

$$R(x, v_r) \quad W(x, v_w) \quad ARW(x, v_r, v_w) \quad F$$

where $x \in \text{Loc}$ and $v_r, v_w \in \text{Data}$

Events


An **event** is a triple $\langle id, i, \ell \rangle$ where

- $id \in \mathbb{N}$ is an event id
- $i \in \{0, 1, \dots, k\}$ is a thread id, and
- ℓ is a label

E.g., $\langle 47, 3, W(x, 1) \rangle$ means thread 3 executes event 47, which writes to shared location x the value 1

Execution Graphs

Program executions are represented as execution graphs



Execution Graphs

An **execution graph** is a tuple $G = \langle E, po, rf \rangle$, where:

- E is a set of events
- po is a partial order on E (called the program order)
- rf is a binary relation on E such that the following hold
 - For every $\langle w, r \rangle \in rf$
 - ▶ w has label $W(x, v)$ or $ARW(x, \cdot, v)$
 - ▶ r has label $R(x, v)$ or $ARW(x, v, \cdot)$
 - rf^{-1} is a function with domain all events labeled $R(\cdot, \cdot)$ or $ARW(\cdot, \cdot, \cdot)$

Modification and From-Read Orders

Modification Order

Given a variable x , a **modification order (on x)** mo_x is a total order on events $W(x, \cdot)$ and $ARW(x, \cdot, \cdot)$. The **modification order** is taken as $mo = \bigcup_x mo_x$.

Some papers call mo as coherence order and denote it by co



Modification and From-Read Orders


Modification Order

Given a variable x , a **modification order (on x)** mo_x is a total order on events $W(x, \cdot)$ and $ARW(x, \cdot, \cdot)$. The **modification order** is taken as $mo = \bigcup_x mo_x$.

Some papers call mo as coherence order and denote it by co


From-read Order

Given an mo , the **from-read** order is defined as $fr = rf^{-1}; mo \setminus [id]$.




Axiomatic Semantics of SC

- SC-consistent executions admit a total ordering sc on $G.E$ such that
 - $(po \cup rf)^+ \subseteq sc$
 - The following pattern is not present



Axiomatic Semantics of SC

- SC-consistent executions admit a total ordering sc on $G.E$ such that
 - $(po \cup rf)^+ \subseteq sc$
 - The following pattern is not present




SC Consistency

An execution graph G is **SC-consistent** if there exists a modification order mo such that $po \cup rf \cup mo \cup fr$ is acyclic.

Axiomatic Semantics of SC

- SC-consistent executions admit a total ordering sc on $G.E$ such that
 - $(po \cup rf)^+ \subseteq sc$
 - The following pattern is not present



SC Consistency

An execution graph G is **SC-consistent** if there exists a modification order mo such that $po \cup rf \cup mo \cup fr$ is acyclic.


The two definitions are equivalent

Store Buffer Graphs under SC

Store Buffer

$x = 0, y = 0$

$W(y, 1);$	\parallel	$W(x, 1);$
$a := R(x, \cdot)$		$b := R(y, \cdot)$




Store Buffer Graphs under SC

Store Buffer

$x = 0, y = 0$

$W(y, 1);$	$W(x, 1);$
$a := R(x, 0)$	$b := R(y, 1)$




Store Buffer Graphs under SC

Store Buffer

$x = 0, y = 0$


$W(y, 1);$		$W(x, 1);$
$a := R(x, 0)$		$b := R(y, 1)$



Store Buffer

$x = 0, y = 0$

$W(y, 1);$		$W(x, 1);$
$a := R(x, 0)$		$b := R(y, 0)$



Load Buffer

Load Buffer

$$x = 0, y = 0$$

$a := R(x, \cdot);$
 $W(y, 1);$

||

$b := R(y, \cdot);$
 $W(x, 1);$

$$\varphi = (a = 1 \wedge b = 1)$$

Dekker's Protocol

Dekker's Protocol

$x = 0, y = 0$

$W(y, 1);$

$a := R(x, \cdot);$

if ($a = 0$)

CS_1

||

$W(x, 1);$

$b := R(y, \cdot);$

if ($b = 0$)

CS_2

$\varphi = \neg(CS_1 \wedge CS_2)$

2+2W

$$x = 0, y = 0$$

 $W(x, 1);$
 $W(y, 2);$
 $a := R(y, \cdot);$
 \parallel
 $W(y, 1);$
 $W(x, 2);$
 $b := R(x, \cdot);$

$$\varphi = (a = 1 \wedge b = 1)$$

Oscillating

$x = 0, y = 0$

$W(x, 1);$

||

$a := R(x, \cdot);$

$b := R(x, \cdot);$

$c := R(x, \cdot);$

||

$W(x, 2);$

$\varphi = (a = 1 \wedge b = 2 \wedge c = 1)$

1R1W

$$x = 0, y = 0$$

$$W(x, 1); \quad \parallel \quad \begin{array}{l} a := R(x, \cdot); \\ b := R(y, \cdot); \end{array} \quad \parallel \quad \begin{array}{l} c := R(y, \cdot); \\ d := R(x, \cdot); \end{array} \quad \parallel \quad W(y, 1);$$

$$\varphi = (a = 1 \wedge b = 0 \wedge c = 1 \wedge d = 0)$$

Runs and Execution Graphs

Given an execution graph $G = (E, po, rf, mo)$, construct a run ρ which “agrees” with G , and conversely.

Consistency Checking

Given a partial execution graph $\overline{G} = (E, po)$, synthesize the reads-from rf as well as modification order mo so that \overline{G} can be extended to a full execution graph which is SC-consistent.

rf -Consistency Checking

Given a partial execution graph $\overline{G} = (E, po, rf)$, synthesize the modification order mo so that \overline{G} can be extended to a full execution graph which is SC-consistent.

Runs and Execution Graphs

Given an execution graph $G = (E, po, rf, mo)$, construct a run ρ which “agrees” with G , and conversely.

Consistency Checking

Given a partial execution graph $\overline{G} = (E, po)$, synthesize the reads-from rf as well as modification order mo so that \overline{G} can be extended to a full execution graph which is SC-consistent.

rf -Consistency Checking

Given a partial execution graph $\overline{G} = (E, po, rf)$, synthesize the modification order mo so that \overline{G} can be extended to a full execution graph which is SC-consistent.

Runs and Execution Graphs

Given an execution graph $G = (E, po, rf, mo)$, construct a run ρ which “agrees” with G , and conversely.

Consistency Checking

Given a partial execution graph $\overline{G} = (E, po)$, synthesize the reads-from rf as well as modification order mo so that \overline{G} can be extended to a full execution graph which is SC-consistent.

rf -Consistency Checking

Given a partial execution graph $\overline{G} = (E, po, rf)$, synthesize the modification order mo so that \overline{G} can be extended to a full execution graph which is SC-consistent.