

Computer Architecture 6.3 The principle of locality (Locality of reference): Programs tend to reuse instructions and data they have used recently. Observation: Most programs spend 90% of its execution time in only 10% of the code. We can predict what instructions and data a program will use in the near future based on its access in the recent past. There are two types of locality: Temporal Locality (Locality in time): Recently accessed addresses are likely to be accessed in the near future. Spatial Locality (Locality in space): After an access to a memory address the next access will be likely to a near address. Reasons for locality: Structure of the program: Generally, related data is stored in nearby locations. Loops Arrays <u>@</u>0®∋

Computer Architecture

6.4 Memory Technologies

RAM (Random Access Memory):

Actually, the phrase "random access" is a misuse of the term, because all of the semiconductor (electronic) memories used in computer systems are random access (not sequential).

Distinguishing characteristic of RAM:

 CPU can access the memory to read data and to write new data directly (easily and rapidly without an additional device).

These operations are accomplished through the use of electrical signals.

It could be better to name this type of memory as "Read Write Memory".

• RAM is volatile. If the power is interrupted, then the data are lost. Thus, RAM can be used only as temporary storage.

Memory latency measures:

- Access time: Time between read request and when desired word arrives
- · Cycle time: Minimum time between two unrelated requests to memory

There are two types of RAM; DRAM (Dynamic RAM) and SRAM (Static RAM).

www.faculty.itu.edu.tr/buzluc



2013-2018 Feza BUZLUCA

Address line

Transistor

Bit line

6.5

Storage capacitor

Ground

Computer Architecture

DRAM (Dynamic RAM):

- It is used to implement the main memory.
- A dynamic RAM (DRAM) is made with cells that store data as charge on capacitors.
- Because capacitors have a natural tendency to discharge, dynamic RAMs require periodic charge refreshing to maintain data storage (Every ~ 8ms).
- Called dynamic, because the stored charge leaks away, even with power continuously applied.
- away, even with power continuously applied. (Data)
 During refreshing memory is unavailable (latency). (-)
 Must be re-written after being read. Reading destroys the information (latency)
- Difference between access time and cycle time. Cycle time > access time (-)
- Cheap and dense: one transistor/bit. More bits can be placed in one chip. (+)

Some improvements:


- SDRAM (Synchronous DRAM): Added clock to DRAM interface. Burst mode.
- DDRAM (Double data rate DRAM): Data is transferred on both the rising edge and falling edge.


www.facuity.itu.edu.tr/buziuca





2013-2018 Feza BUZLUCA


6.6














Computer Architecture

License: https://creativecommons.org/licenses/by-nc-nd/4.0

6.5.1 Cache Memory Principles (cont'd)

Replacement Techniques:

The capacity of the cache memory is lower than the main memory. At any moment, only a part of the data in the main memory can be kept in the cache memory.

When the cache memory is full, a replacement algorithm must be applied to select the block in the cache which is to be replaced by the new block from the main memory.

There are different replacement techniques; the most common techniques:

- FIFO (First In First Out): The block that has been in the cache the longest is replaced.
- LRU (Least Recently Used): The block that has been used the least while residing in the cache is replaced.

The history of block usage is taken into consideration.

Aging counters are necessary to keep track of references to blocks in cache.

Cache operations are performed by a hardware unit called Cache Memory Controller or Cache Memory Management Unit.

www.faculty.itu.edu.tr/buzluca



013-2018 Feza BUZLUCA

6 13

Computer Architecture

6.5.2 Cache Memory Mapping Techniques

- Which contents of the main memory are currently in the cache memory?
- In which location of the cache memory are the referenced data?

1. Full Associative Mapping

a) Without blocks:

Actually all mapping techniques are applied on data blocks.


Firstly, just for simplicity, I will show the technique without blocks.

Method: The most referenced addresses and data are kept in an associative memory.

The address generated by the CPU is searched in the cache (content addressable memory). If there is a hit, data is read

It there is a hit, data is rec from cache.

If a miss occurs, data is read from the main memory and data in the cache is replaced.




Without blocks the technique only benefits from the temporal locality but not from the spatial locality.


Therefore, in practice data blocks are moved between main and cache memories.


www.racuity.itu.edu.tr/buziuca


2013-2018 Feza BUZLUCA


6 14
















Computer Architecture **Example:** Array in a cache memory system (cont'd) • When the CPU accesses the first word of the array (\$0000A), a miss occurs. • The cache management system transfers the entire Block 0 (16 words) to the Frame 0. Next 5 accesses to the array generate hits. • When the CPU accesses the 7th word of the array (\$00010), a miss occurs, because this word is in another block and its address has a new tag value. • The cache management system transfers the entire Block 1 (16 words) to the Frame 2 (because of LRU). Next 3 accesses to the array generate hits. In total; 2 misses, 8 hits If the starting address of the array was selected properly (for example \$00000), the array would occupy only one block and one frame in the cache memory as in case A. Therefore placement policies for arrays in the main memory affect the performance of the cache systems. <u>@</u>0®∋




















Computer Architecture

Summary of mapping techniques:

• Associative mapping is the most flexible and efficient technique because an incoming main memory block can reside in any frame of the cache.

The disadvantage of this technique is the high hardware cost due to the associative memory.

• In direct mapping the cache frame for each memory block is fixed.

The main disadvantage is the *inefficient* use of the cache, because a number of main memory blocks may compete for a cache frame even if there exist other empty frames.

This disadvantage decreases the hit ratio.

The main advantage of the this technique is its simplicity; no search is needed. It is also simple in terms of the replacement mechanism (No need for decision).

The cache utilization efficiency of the set associative mapping technique is
expected to be moderate; namely between fully associative technique and the
direct mapping technique.

However, the technique inherits the simplicity of the direct mapping technique in terms of determining the target set.

By changing the number of frames in a set we can make it close to one of the other techniques.

www.faculty.itu.edu.tr/buzluca



2013-2018 Feza BUZLUCA

6 29

Computer Architecture

6.5.3 Cache Memory - Main Memory Interactions

- → Read (Hit): Data is read from the cache memory.
- → Read (Miss):
 - a) Read Through (RT):

While the data (block) is being brought from the main memory to the cache, it also read by the CPU simultaneously.

Cache memory and the main memory are accessed in parallel.

b) No Read Through (NRT):

Data are first brought from the main memory to the cache memory and then th CPU reads data from the cache.

- → Write (Hit):
 - a) Write Through (WT):

In each write operation data is written to the cache and also to the main memory.

Disadvantage: It increases the access time.


Advantage: It provides coherence between the cache frames and their counterparts in the main memory.


www.faculty.itu.edu.tr/buzluca





2013-2018 Feza BUZLUCA

6.30









```
Computer Architecture
  Access Time Calculation:

    Write Through with Write Allocate, Read/Load Through (WTWA, RT/LT):

       Read Hit + Read Miss + Write Hit + Write Miss
t_a = (1-w)h t_{cache} + (1-w)(1-h)t_{trans} + w \cdot h \cdot t_{main} + w(1-h)(t_{main} + t_{trans})
t_a = (1 - w)h t_{cache} + (1 - h)t_{trans} + w \cdot t_{main}
· Write Through with No Write Allocate, Read/Load Through (WTNWA,RT/LT)
t_a = (1 - w)h t_{cache} + (1-w)(1-h)t_{trans} + w \cdot h \cdot t_{main} + w(1-h)t_{main}
t_a = (1 - w)h t_{cache} + (1 - w)(1 - h)t_{trans} + w \cdot t_{main}
·Simple Write Back with Write Allocate, No Read Through (SWBWA, NRT/NLT)
        Read Hit +
                             Read Miss
                                                +Write Hit + Write Miss
t_a = (1 - w)h t_{cache} + (1 - w)(1-h)(2t_{trans} + t_{cache}) + w \cdot h \cdot t_{cache} + w(1 - h)(2t_{trans} + t_{cache})
t_a = t_{cache} + (1 - h) \cdot 2 \cdot t_{trans}
One t<sub>trans</sub> is necessary to transfer a frame from the cache to the main memory and
the second one to bring the new block from the main memory to the cache.
·Flagged Write Back, Write Allocate, No Read Through (FWBWA, NRT/NLT):
          t_a = t_{cache} + (1 - h)t_{trans} + w_d \cdot (1 - h)t_{trans}
          t_a = t_{cache} + (1 - h)(1+w_d)t_{trans}
                                                 @ ⊕ ⊕ ⊜
```

Computer Architecture Exemplary processors with cache memories: • Intel386™: Cache memory is outside of the CPU chip. SRAM memory. · Intel486™ (1989) 8-KByte on-chip (L1) · Intel® Pentium® (1993) L1 on-chip: 8 KB instruction, 8 KB data cache (Harvard architecture) · Intel P6 Family: (1995-1999) - Intel Pentium Pro: L1 on-chip: 8 KB instruction, 8 KB data cache (Harvard architecture) First L2 cache memory in the CPU chip. L2 on-chip: 256 KB. Different interconnections between L1, L2 and the CPU. - Intel Pentium II: L1 on-chip: 16 KB instruction, 16 KB data cache (Harvard architecture) L2 on-chip: 256 KB, 512 KB, 1 MB · Intel® Pentium® M (2003) L1 on-chip: 32 KB instruction, 32 KB data cache L2 on-chip: up to 2 MByte · Intel® Core™ i7-980X Processor Extreme Edition (2010) Multicore: 6 cores. Private caches (L1) and shared caches (L2) 12 MB smartcache: All cores share this cache, @099