

Submit your homeworks to Furkan Peker (Room: 3207 EEF)

The diagram shows a D flip-flop implemented with four NAND gates. The inputs are D and CLK. The output of the D input is connected to the top input of the first 3-input NAND gate and the top input of the second 3-input NAND gate. The output of the first 3-input NAND gate is connected to the top input of the first 2-input NAND gate. The output of the second 3-input NAND gate is connected to the top input of the second 2-input NAND gate. The output of the first 2-input NAND gate is connected to the top input of the second 3-input NAND gate. The output of the second 2-input NAND gate is connected to the top input of the first 3-input NAND gate. The output of the first 3-input NAND gate is Q, and the output of the second 3-input NAND gate is Q-bar.

A D-Flip-Flop

- Suppose that each node in the flip-flop has an internal capacitance of **10fF**.

2) **SIMULATION:** Construct the flip-flop using SPICE. To satisfy the equivalent resistor values given in 1), determine $(W/L)_{NMOS}$ and $(W/L)_{PMOS}$ ratios by using an inverter and assuming that it has an output capacitor of 10fF. Select $V_{DD}=5V$ (logic 1) and ground=0V (logic 0). Connect body terminals of NMOS and PMOS transistors to their source terminals. Use T15DN and T15DP spice models for NMOS and PMOS transistors, respectively (for details refer to Homework 1). Apply square pulse waves to required inputs.

Problem: Find the **worst case propagation delay** values by performing transient analysis. Sketch input and output waveforms. Compare your result with that in **1**); justify your answer.

Grading: 1) 50%, 2) 50%

Note: *Do not forget to attach SPICE **output file** prints to your homework!*