

BLG222E Computer Organization

Project 1

Due Date: 15.03.2017 23:00

In this project, registers and register files will be designed and implemented. It has 3 parts. Design each part as a library unit, so that it can be reused in other parts and next projects.

(Part-1) Design 2 different types of registers: **(1)** 8-bit register and **(2)** 16-bit register. These registers have 4 functionalities that are controlled by 2-bit control signals (**FunSel**) and an enable input (**E**).

The graphic symbol of the registers and the characteristic table is shown in Figure 1. Symbol ϕ means don't care. Build these registers as a library in logisim software to use them in **Part-2**.




Figure 1: Graphic symbol of the registers (Left) and the characteristic table (Right)

(Part-2) Design a register file (a structure that contains many registers) that works as follows.

(Part-2a) Design the system shown in Figure 2 which consists of four 8-bit general purpose registers: **R0**, **R1**, **R2**, and **R3**. The details of inputs and outputs are as follows.




Figure 2: 8-bit general purpose registers, inputs, and outputs

OutASel and **OutBSel** are used to feed output lines **OutA** and **OutB**, respectively. 8 bits of the selected registers are output to **OutA** and **OutB**. Figure 3 shows selection of output registers based on the **OutASel** and **OutBSel** control inputs.

| OutASel | Output A | OutBSel | Output B |
|---------|----------|---------|----------|
| 00 | R0 | 00 | R0 |
| 01 | R1 | 01 | R1 |
| 10 | R2 | 10 | R2 |
| 11 | R3 | 11 | R3 |

Figure 3: OutASel and OutBSel controls

RegSel (Figure 4) is a 4-bit signal that selects the registers to apply the function that is determined by **FunSel** (Figure 5) signal.

| RegSel | Enabled Registers |
|--------|---|
| 0000 | N0 register is enabled, All registers retain their values |
| 0001 | Only R3 is enabled, Function selected by FunSel will be applied to R3 |
| 0010 | Only R2 is enabled, Function selected by FunSel will be applied to R2 |
| 0011 | R2 and R3 are enabled, Function selected by FunSel will be applied to R2 and R3 |
| 0100 | Only R1 is enabled, Function selected by FunSel will be applied to R1 |
| 0101 | R1 and R3 are enabled, Function selected by FunSel will be applied to R1 and R3 |
| 0110 | R1 and R2 are enabled, Function selected by FunSel will be applied to R1 and R2 |
| 0111 | R1, R2 and R3 are enabled, Function selected by FunSel will be applied to R1, R2 and R3 |
| 1000 | Only R0 is enabled, Function selected by FunSel will be applied to R0 |
| 1001 | R0 and R3 are enabled, Function selected by FunSel will be applied to R0 and R3 |
| 1010 | R0 and R2 are enabled, Function selected by FunSel will be applied to R0 and R2 |
| 1011 | R0, R2 and R3 are enabled, Function selected by FunSel will be applied to R0, R2 and R3 |
| 1100 | R0 and R1 are enabled, Function selected by FunSel will be applied to R0 and R1 |
| 1101 | R0, R1 and R3 are enabled, Function selected by FunSel will be applied to R0, R1 and R3 |
| 1110 | R0, R1 and R2 are enabled, Function selected by FunSel will be applied to R0, R1 and R2 |
| 1111 | R0, R1, R2 and R3 are enabled, Function selected by FunSel will be applied to R0, R1, R2 and R3 |

Figure 4: RegSel Control Input

| FunSel | R_x^+ |
|--------|---------------------|
| 00 | 0 (Clear) |
| 01 | R_x+1 (Increment) |
| 10 | R_x-1 (Decrement) |
| 11 | I (Load) |

Figure 5: FunSel Control Input

For example: If **RegSel** is 1101 and **FunSel** is 10, then the registers **R0**, **R1**, and **R3** will be decremented with next clock cycle. **R2** will not be affected since it is not enabled by **RegSel**.

(Part-2b) Design the system shown in Figure 6 which consists of three 8-bit address registers: **PC**, **AR**, and **SP**. FunSel and RegSel works as in **Part-2a**.




Figure 6: 8-bit address registers, inputs, and outputs

OutCSel selects the register whose contents will be given to the output **OutC** (shown as **Output C** in Figure 7.)

| OutCSel | Output C |
|---------|----------|
| 00 | PC |
| 01 | PC |
| 10 | AR |
| 11 | SP |

Figure 7: OutCSel control

(Part-2c) Design an 16-bit **IR** register whose graphic symbol and characteristic table are given in Figure 8.

This register can store 16 bit binary numbers. However, the input of this register file is only 8 bits. Hence, using the 8 bit input you can load either the lower (bits 7-0) or higher (bits 15-8) half. This is determined by L/\bar{H} signal.




Figure 8: Graphic symbol of the IR register (Left) and its characteristic table (Right)

Submission:

Implement your design in logisim software, upload a single compressed (zip) file to Ninova before the deadline. Only one student from each group should submit the project file. This compressed file should contain your design files (.circ) and a report that contains:

- the number&names of the students in the group
- list of control inputs and corresponding functions of the ALU

Group work is expected for this project. Form groups of 4 students, and design together. Make sure to connect pins (under Wiring group of logisim) to the inputs and control inputs of your design, so that different inputs and functions can be tested. Similarly connect your inputs and outputs to a "Hex Digit Display" in logisim (under Input/output group of logisim) so that the test outputs can be observed and use proper labelling to improve the clarity of your circuits.

Late turnin policy:

If you cannot turn in your project through Ninova in time, please do not send any emails as they will be ignored. For late turnins -20%/day penalty will be applied. Please remember, you need to turn this project in and get at least 30% (3 out of 10) to avoid VF (see syllabus at Ninova).