

1.1. Why to study Computer Architecture?

From: The IEEE/ACM Computer Curricula 2013, prepared by the Joint Task Force on Computing Curricula of the IEEE (Institute of Electrical and Electronics Engineers) Computer Society and ACM (Association for Computing Machinery)

- Computing professionals should not regard the computer as just a black box that executes programs by magic.
- Computer architecture is a key component of computer engineering and the practicing computer engineer should have a practical understanding of this topic.
- Students need to understand computer architecture to develop programs that can achieve high performance through a programmer's awareness of parallelism and latency.
- In selecting a system to use, students should to able to understand the tradeoff among various components, such as CPU clock speed, cycles per instruction, memory size, and average memory access time.

www.faculty.itu.edu.tr/buziuca



2013-2018 Feza BUZLUCA

1 0

Computer Architecture

The Purpose of the Course


- 1. Learning how to design computer systems
- Learning how to choose an appropriate computer system to solve a problem (to realize a project) considering requirements such as processing and memory capabilities
- 3. Developing high quality software for big and embedded systems


www.faculty.itu.edu.tr/buzluca



2013-2018 Feza BUZLUCA

14





License: https://creativecommons.org/licenses/by-nc-nd/4.0/

1.3 The Central Processing Unit - CPU

1.3.1 Categorization of CPUs

CPUs can be categorized in different ways according to their properties.

- According to the numbers of their operands:
 - Zero operand/address machines (stack machines)
 - One operand/address machines (accumulator machines)
 - Two operand/address machines (Register-register, register-memory, memory-memory)
 - Three operand/address machines
- According to instruction sets and addressing capabilities
 - CISC (Complex Instruction Set Computer)
 - RISC (Reduced Instruction Set)
- According to their instruction and data memories
 - · Von Neuman architecture
 - Harvard architecture

www.faculty.itu.edu.tr/buzluca



2013-2018 Feza BUZLUCA

17

Computer Architecture

1.3.1.1 According to instruction sets and addressing capabilities:

- a) CISC (Complex Instruction Set Computer)
- b) RISC (Reduced Instruction Set Computer)

CISC:

Motivation:

- A desire to simplify compilers. The machine language is made close to high level language.
- A desire to improve performance. Shorter programs written with powerful instructions.

Characteristics:

- Large number of instructions (100 -250)
- Complex instructions and complex addressing modes (indirect memory access)
- Instructions that directly operate on memory locations
- · Microprogrammed control unit

Consequences:

- Instructions with different lengths. Difficult to decode and prefetch
- · Some instructions are used very rarely.
- Complex internal structure

www.faculty.itu.edu.tr/buzluca



2013-2018 Feza BUZLUCA

1.8

RISC:

Research on computer programs presents following results (motivation):

- There are many assignment operations (A = B).
- Most of the instructions in a compiled program are the relatively simple ones. Because complex machine instructions are often hard to exploit. The compiler must find those cases that exactly fit the construct.
- Accessed operands are mostly local and simple (not array or vector).
- Function calls (subroutines) have a large overhead: Saving the return address, transfer of parameters, local variables, stack (memory) access
- Most of the subroutines (98%) transfer 6 or less parameters.
- Most of the subroutines (92%) use 6 or less local data.¹
- Depth of nesting function calls is mostly (99%) less than 8. 2

According to these results RISC processors with simple instructions which operate only on registers and access memory only for load/store operations are designed.

- 1. Andrew S. Tanenbaum, Implications of structured programming for machine architecture,
- Communications of the ACM, Vol.21, No.3 (1978),pp. 237 246
 2. Yuval Tamir and Carlo H. Sequin, "Strategies for Managing the Register File in RISC," IEEE Transactions on Computers Vol. C-32(11) pp. 977-989, 1983.



Computer Architecture

Characteristics of Reduced Instruction Set Architectures

Although there are different types of the reduced instruction set architecture, certain characteristics are common to all of them.

- · A small set of (about 30 instructions)
- Simple instructions with simple format (Fixed length, easy to decode)
- Simple addressing modes
- Register to register operations
- · Memory access only for load/store instructions (load-store architecture).
- One instruction per clock cycle (owing to pipelining)
- · Hardwired control unit.

Other Characteristics:

Some features are also included by the CISC processor.

Some of the features listed below are not included in all RISC processors

- · A large number of registers (128-256) (Register File)
- · Overlapped register window to transfer of parameters and to save local data
- · Instruction pipeline
- · Harvard architecture



Examples of CISC and RISC processors:

· RISC:

MIPS, SPARC, Alpha, HP-PA, PowerPC, i860, i960, ARM, Atmel AVR

· CISC:

VAX, PDP-11, Intel x86 until Pentium, Motorola 68K.

• Hybrid (Outer CISC shell with an inner RISC core): Pentium, AMD Athlon.

There is a growing realization that

RISC designs may benefit from the inclusion of some CISC features and that CISC designs may benefit from the inclusion of some RISC features.

The result is that the more recent RISC designs, notably the PowerPC, are no longer "pure" RISC and

the more recent CISC designs, notably the Pentium II and later Pentium models, do incorporate some RISC characteristics.

www.faculty.itu.edu.tr/buzluca



2013-2018 Feza BUZLUCA

1 11

Computer Architecture

Examples of products where RISC processors are used:


- · ARM:
 - · Apple iPod , Apple iPhone, iPod Touch, Apple iPad.
 - · Palm and PocketPC PDA, smartphone
 - · RIM BlackBerry smartphone/email device.
 - · Microsoft Windows Mobile
 - · Nintendo Game Boy Advance
- · MIPS:
 - · SGI computers, PlayStation, PlayStation 2
- Power Architecture (IBM, Freescale (previously Motorola SPS)):
 - \bullet IBM supercomputers, midrange servers and workstations,
 - · Apple PowerPC-bases Macintosh
 - · Nintendo Gamecube, Wii
 - Microsoft Xbox 360
 - Sony PlayStation 3
- · Atmel AVR:
 - · BMW cars as controllers


www.faculty.itu.edu.tr/buzluca





2013-2018 Feza BUZLUCA


1 12
















License: https://creativecommons.org/licenses/by-nc-nd/4.0/

1.4 The evolution of computers

Characteristics of evolution:

Increase in processor speed, increase in level of integration of circuits, decrease in component size, increase in memory size, and increase in I/O capacity and speed.

Reasons for the increase in processor speed:

· Achievements in material:

Shrinking size of microprocessor components; this reduces the distance between components and hence increases speed.

Organizational improvements:

Heavy use of pipelining and parallel execution techniques, multiple ALUs multicore designs

Cache memories


In this course we will discuss the organizational improvements.


www.faculty.itu.edu.tr/buzluca



2013-2018 Feza BUZLLICA


1 10




















Improvements in Computer Organization and Architecture

There are three approaches for achieving increased processor speed:

- 1. Increasing the hardware speed of the processor (Clock speed) (But!)
- 2. Increasing the size and speed of cache memories
- 3. Making changes to the processor organization and architecture that increase the effective speed of instruction execution

As clock speed and logic density increase, a number of problems arises (#1 above). **Power:** It is difficult to dissipate the heat generated on high-density, high-speed chips (The power wall, see slide 1.29).

RC delay: The speed at which electrons can flow on a chip between transistors is limited by the resistance and capacitance of the metal wires connecting them.

The wire interconnects become thinner, increasing resistance. Also, the wires are closer together, increasing capacitance.

Therefore it is not possible to increase the clock speed.

Memory latency: In addition, speed of memories does not increase as much as the speed of processors.


Memory speeds lag processor speeds, as previously discussed.


www.faculty.itu.edu.tr/buzluca





2013-2018 Feza BUZLUCA

Computer Architecture The Power Wall *: Dynamic power per transistor (P) is proportional to frequency of operation (f) times the square of the operating voltage (V) $(P \sim V^2 f)$. To reduce the power increase the operating voltage can be decreased, but it is limited by the transistors' operating threshold voltages. The total dynamic power dissipated by an entire IC can be expressed as $P \sim Nf$, where N represents the total number of transistors operating simultaneously. Increasing the number of transistors at Moore's law pace and increasing the operating frequency is bound to reach a thermal dissipation limit—the power wall. By 2003, processors exceeded 200 W per chip. This milestone marked the crossing of a power threshold that requires far more expensive cooling technologies, which were outside the system-cost envelope of PC hardware at that time. The industry had to choose which to slow down: the growth of the microprocessor's transistor number from one generation to the next, or the operational frequency rate. They decided on the second option, which maintained Moore's law but sacrificed frequency growth. *Source: T. M. Conte, E. P. DeBenedictis, P. A. Gargini, and E. Track, "Rebooting Computing: The Road Ahead," Computer, vol. 50, no. 1, pp. 20–29, Jan. 2017. **@ 0 © 0**









Benchmarks

MIPS (Millions of instructions per second) and MFLOPS (floating-point operations per second) are inadequate to evaluating the performance of processors.

Because of differences in instruction sets, the instruction execution rate is not a valid means of comparing the performance of different architectures.

SPEC Benchmarks: (http://www.spec.org/)

The best known collection of benchmark suites is defined and maintained by the System Performance Evaluation Corporation (SPEC), an industry consortium.

A benchmark suite is a collection of programs, defined in a high-level language, that together can used to test a computer in a particular application or system programming area.

The best known of the SPEC benchmark suites is SPEC CPU2006. This is the industry standard suite for processor-intensive applications.

Other SPEC suites:

- SPECjvm98: For Java Virtual Machine (JVM) clients
- SPECjbb2000 (Java Business Benchmark): A benchmark for evaluating serverside Java-based electronic commerce applications
- · SPECweb99: Evaluates the performance of World Wide Web (WWW) servers
- · SPECmail2001: Measures a system's performance acting as a mail server.

www.faculty.itu.edu.tr/buzluca



2013-2018 Feza BUZLUCA