

Example (cont'd):

- In this example the task is decomposed as 3 operations: Reading, multiplication and addition.
- We assume that arrays are in separate memory modules, which can be read in parallel.
- · We start to read elements of the array C one clock cycle after reading A and B.

Functioning of the pipeline with three stages:

Clock cycle	1. Sto	age (Read)	2. Stage	3.Stage (Add)		
	R1	R2	R3	R4	R5	
1	A ₁	B ₁	-			
2	A_2	B_2	A ₁ *B ₁	C ₁		
3	A_3^-	B_3^-	$A_2^*B_2$	C_2	$A_1^*B_1 + C_1$ (First result)	
4	A_4	B_4^{T}	$A_3^*B_3$	C_3	$A_2^*B_2 + C_2$	
5	A ₅	B ₅	$A_4^*B_4$	C ₄	$A_3^*B_3^- + C_3^-$	

Note:

Under the assumption that the access time of the memory is very shorter than the durations of the other operations and the data is always ready to be read, then reading is not handled as a separate operation.

In this case the pipeline could be designed with two stages which perform only arithmetical operations: multiplication and addition.

www.faculty.itu.edu.tr/buzluca



2013-2018 Feza BUZLUCA

0.5

Computer Architecture

2.2 Space-Time Diagram of a pipeline with 4 stages

Space-Time Diagrams (or timing diagrams) show which task is currently processed in which stage of the pipeline.

In the exemplary diagram below, clock cycles (steps) are written on columns, stages on the rows and task numbers in the cells of the table.

Example:

(4 stages)

 $\begin{array}{ccc} \text{Time} & \text{Clock Cycles (steps)} \\ \hline 1 & 2 & 3 & 4 & 5 & 6 \end{array}$

		1	2	3	4	5	6	7
	S 1	T1	T2	Т3	T4	T5	T6	
sət	52		T1	T2	Т3	T4	T5	T6
taç	53			T1	T2	Т3	T4	T5
(0)	54				T1	T2	Т3	T4

1st task (T1) is completed in 4 clock cycles (number of stage k=4).

After kth cycle a new task is completed in each clock cycle.

Four tasks (T4) have been completed in 7 clock cycles.

www.faculty.itu.edu.tr/buzluc

@ ⊕ ⊕ ⊜

2013-2018 Feza BUZLUCA

2.6

License: https://creativecommons.org/licenses/by-nc-nd/4.0/

Space-Time Diagram of a pipeline with 4 stages, cont'd

We can construct the space-time diagram also in a different way.

In the diagram below, clock cycles (steps) are written on columns, tasks on the rows and stages into the cells of the table.

Time

Clock Cycles (steps)

1st task (T1) is completed in 4 clock cycles (number of stages k=4)

5 6 **S1** 52 53 54 T2 51 54∢ 52 53 Т3 53 54 **S1** 52 T4 51 52 54

After kth cycle a new task is completed in each clock cycle

Four tasks (T4) have been completed in 7 clock cycles.

www.faculty.itu.edu.tr/buzluca



2013-2018 Feza BUZLUCA

27

Computer Architecture

2.3 Throughput and Speedup provided by the pipeline

Because all stages proceed at the same time, the length of the period of the clock signal (cycle time) is determined by the time (delay) required for the slowest stage.

The cycle time (the period of the clock) t_p can be determined as follows:

$$t_0 = \max(\tau_i) + d_r = \tau_M + d_r$$

t_p: cycle time

 τ_i : time delay of the circuitry in the ith stage

 τ_M : maximum stage delay (the slowest stage)

 d_r : time delay of the register

www.faculty.itu.edu.tr/buzluca

@ ⊕ ⊕ ⊕

2013-2018 Feza BUZLUCA

Speedup:

k: Number of stages in the pipeline

t_o: cycle time

n: number of tasks

A total of k cycles are required to complete the execution of the first task (T1). Required time: $T(1) = k \cdot t_0$

Remaining n-1 tasks require (n-1) cycles. Time: (n-1)t_p

Total required time for n tasks: (k+n-1)t_n

t_n: Required time for a task without pipelining

Speedup:
$$S = \frac{Execution \ time \ with \ the \ pipeline}{Execution \ time \ with \ the \ pipeline}$$
 $S = \frac{n \cdot t_n}{(k+n-1) \cdot t_n}$

If we have many tasks: $n \to \infty$ $S_{\lim_{n \to \infty}} = \frac{t_n}{t_p}$

Under assumption $t_n = k \cdot t_0$

(If it is possible to divide the main task into k equal small operations and ignore the register delays.)

 $S_{max} = k$ (Theoretical maximum speedup)

www.faculty.itu.edu.tr/buzluca



2013-2018 Feza BUZLUCA

29

Computer Architecture

Comments on speedup:

To improve the performance of the pipeline the tasks must be divided into <u>balanced</u>, <u>small</u> operations with equal (at least similar) durations.

If the durations of the operations are small then the clock cycle can be short. Remember the slowest stage determines the clock cycle.

Effects of increasing the number of stages of a pipeline:

Advantage:

• If the task can be divided into many small operations, increasing the number of stages can increase the speed of the clock signal and consequently the speedup.

 $S_{\lim_{n \to \infty} \frac{t_n}{t_n}} \qquad S_{\max} = k$

Disadvantages:

- The cost of the pipeline increases. At each stage of the pipeline, there is some overhead (cost, energy, space) because of registers and additional connections.
- The completion time of the first task increases. $T(1) = k \cdot t_p$
- Branch penalties in the instruction pipelines caused by control hazards increase. We will discuss branch penalties in the section "2.5 Pipeline hazards".

While designing a pipeline these advantages and disadvantages should be taken into consideration.

www.faculty.itu.edu.tr/buzluc



2013-2018 Feza BUZLLICA

Effects of task partitioning on the speedup:

If the task can be partitioned into small operations with small durations then a faster clock signal can be applied.

Assume that we have a task T with a total duration of 100 ns.

Assume that we can decompose this task in different ways.

Case A: We partition the task into 2 equal stages.

If the delay of the registers is 5 ns, then the clock cycle is $t_0 = 50+5 = 55$ ns

Case B: We partition the task into 3 unbalanced stages.

S1 = 25ns S2 = 25ns S3 = 50ns T:

The clock cycle is $t_p = 50+5 = 55 \text{ ns}$ (slowest stage $\tau_M = 50 \text{ns}$)

Although the pipeline has more stages, there is no speed improvement compared to case \boldsymbol{A} .

Besides, the cost of the pipeline is increased.

The completion time of the first task increases. $T(1) = k \cdot t_p$

www.faculty.itu.edu.tr/buzluca www.buzluca.info 2013-2018 Feza BUZLUCA

2.11

Computer Architecture

Effects of task partitioning on the speedup: (cont'd)

Case C: We partition the task into 3 stages with similar durations.

S1 = 30ns S2 = 30ns S3 = 40ns T:

The clock cycle is $t_0 = 40+5 = 45 \text{ ns}$ (slowest stage $\tau_M = 40 \text{ns}$)

The clock signal is faster compared to cases A and B.

Conclusion:

The pipelining has advantages if a task can be partitioned into <u>small</u> and <u>balanced</u> operations.


It is important to decrease the duration of the clock cycle (t_p) .

For example, if we could partition the task into 5 operations each having the duration of 20ns, we would have a clock cycle of 25ns.

www.faculty.itu.edu.tr/buzluca



2013-2018 Feza BUZLUCA



Instruction Pipeline (cont'd)

The instruction cycle can be decomposed into 6 operations to gain more speedup:

- 1. Fetch instruction (FI): Read the next expected instruction into a buffer.
- 2. Decode instruction (DI): Determine the opcode and the operand specifiers.
- 3. Calculate addresses of operands (CO): Calculate the effective address.
- 4. Fetch operands (FO): Fetch each operand from memory.
- 5. Execute instruction (EI): Perform the indicated operation.
- 6. Write operand (WO): Store the result in memory.

Because of the following factors this decomposition may not increase the performance so much. Problems:

- The various stages will be of different durations.
- Some instructions do not need all stages.
- Different segments can need same resources (for example memory) at the same time.

Therefore, some operations can be combined into same stage so that a pipeline with less (for example 4 or 5) and balanced stages is constructed. For example, 80468 had 5 stages.

There are also processors that include instruction pipelines with more stages. For example processors of Pentium 4 family included a pipeline with 20 stages. Here internal operations are decomposed into small actions.

www.tacuity.itu.edu.tr/buziuca



2013-2018 Feza BUZLUCA

2.4.1 An (exemplary) instruction pipeline (with 4 stages)

- 1. IF (Fetch Instruction): Read the next instruction pointed by PC into a buffer.
- 2. DA (Decode, Address): Decode instruction, calculate operand addresses
- 3. FO (Fetch Operand): Read operands (memory/register)
- 4. EX (Execution): Perform the operation and update the registers (including the PC in branch/jump instructions)
- In order to perform instruction and operand fetch operations at the same time we assume that the processor has separate instruction and data memories.
- · Memory-write operations are ignored in these examples.
- This an exemplary pipelined CPU. More realistic examples are given in section "2.4.2 An Exemplary RISC Processor with Pipelining".

www.faculty.itu.edu.tr/buzluca



2013-2018 Feza BUZLUCA

0.45

Computer Architecture

2.4.1 An (exemplary) instruction pipeline (cont'd)

A) Ideal Case: No branches, no operand dependencies in the program

Timing diagram for the exemplary instruction pipeline (ideal case):

Clock cycles Instructions (Tasks)	1	2	3	4	5	6	7
1	FI	DA	FO	EX₄			
2		FI	DA	FO	EX		
3			FI	DA	FO	EX	
4				FΙ	DA	FO	FX

First instruction has been completed. 4 cycles Pipeline is full.

Just after one cycle the second instruction has been completed.

The first instruction has been completed in 4 cycles (k=4).


After 4th cycle, a new instruction is completed in each cycle.


If the number of the instructions approaches infinity, the completion time of an instruction approaches 1 cycle (slide 2.9 "Speedup").


www.faculty.itu.edu.tr/buziuca





2013-2018 Feza BUZLUCA



































Computer Architecture Stage 3: Execute (EX) Read the control bits and data (offset/immediate, RA, RB) from the pipeline register (DR/EX). Perform ALU operation. ALU also calculates memory addresses for LOAD/STORE instructions. For example; LDL \$500(R4), R5 $R5 \leftarrow M[R4 + $500]$ The immediate value \$500 is added with the contents of R4 in the ALU. Compute target addresses for the branch instructions For example; BGT \$0A If greater, then $PC \leftarrow PC + \$0A$ In this exemplary processor, an additional adder is used for target address calculation. Decide if jump/branch should be taken (control bits, and flags from the ALU are used) Write the following data to the pipeline register. (EX/ME). Control bits o Result of the ALU (D) and flags (F) o RB for memory store operations (B) o Branch target address







Timing diagram for the exemplary RISC pipeline (ideal case):

Ideal Case: No branches, no conflicts

Clock cycles Instructions	1	2	3	4	5	6	7	8
1	IF	DR	EX	ME	WB ⁴	(
2		IF	DR	EX	WE	W₿		
3			IF	DR	EX	ME	WB	
4				IF	DR	EX	ME	WB

First instruction has been completed. 5 cycles Pipeline is full.

Just after one cycle the second instruction has been completed.

The first instruction has been completed in 5 cycles (k = 5).

After 5th cycle, a new instruction is completed in each cycle.

If the number of the instructions approaches infinity, the completion time of an instruction approaches 1 cycle (see slide 2.9 "Speedup").

IF and ME stages try to access the memory at the same time.

To solve the resource conflict problem, separate memories for instruction and data are used (Harvard architecture).

www.faculty.itu.edu.tr/buzluca



2013-2018 Feza BUZLUCA

0.00

Computer Architecture

2.5 Pipeline Hazards (Conflicts) and Solutions

There are 3 types of hazards

1. Resource Conflict (Structural hazard):

A resource hazard occurs when two (or more) instructions that are already in the pipeline need the same resource (memory, functional unit).

2. Data Conflict (Hazard)

Data hazards occur when data is used before it is ready.

3. Control Hazards (Branch, Jump, Interrupt):

During the process of a branch instruction, the next instruction in the memory that should be actually skipped also enters the pipeline.

It is unknown which is **the target instruction** to be fetched into the pipeline, unless the CPU executes the branch instruction (updating the PC).

Conditional branch problem: Until the instruction that alters the flag values, is actually executed, it is impossible to determine whether the branch will be taken or not, because the flag values are unknown (greater?, equal?).

Stalling solves all these conflicts but it degrades the performance of the system. There are more efficient solutions.

www.facuity.itu.edu.tr/buziuc



2013-2018 Feza BUZLUCA

2.5.1. Resource Conflict (Structural hazard):

A resource hazard occurs when two (or more) instructions that are already in the pipeline need the same resource (memory, functional unit).

 a) Memory conflict: An operand read to or write from memory cannot be performed in parallel with an instruction fetch.

Solutions:

- Instructions must be executed in serial rather than parallel for a portion of the pipeline (stall). (Performance drops.)
- · Harvard architecture: Separate memories for instructions and data.
- Instruction queue or cache memory: There are times during the execution of an instruction when main memory is not being accessed. This time could be used to prefetch the next instruction and write it to a queue (instruction buffer).
- b) Functional unit (ALU, FPU) conflict.

Solutions:

Increasing available functional units and using multiple ALUs.


For example different ALUs can be used address calculation and data operations.

• Fully pipelining a functional unit (for example a floating point unit FPU)

www.faculty.itu.edu.tr/buzluca



2013-2018 Feza BUZLUCA



2.5.2. Data Conflict (cont'd):

There are three types of data hazards:

• Read after write (RAW), or true dependency: An instruction modifies a register or memory location and a succeeding instruction reads the data in that memory or register location.

A hazard occurs if the read takes place before the write operation is complete.

 Write after read (WAR), or antidependency: An instruction reads a register or memory location and a succeeding instruction writes to the location.

A hazard occurs if the write operation completes before the read operation takes place.

• Write after write (WAW), or output dependency: Two instructions both write to the same location.

A hazard occurs if the write operations take place in the reverse order of the intended sequence.

www.faculty.itu.edu.tr/buzluca



2013-2018 Feza BUZLUCA

2 37

Computer Architecture

Solutions to Data Hazards:

A) Stalling, Hardware interlock (Hardware-based solution):

An additional hardware unit tracks all instructions (control bits) in the pipeline registers and stops (stalls) the instruction fetch (IF) stage of the pipeline when a hazard is detected.

The instruction that causes the hazard is delayed (is not fetched) until the conflict is solved.

Example:

Clock cycles Instructions	1	2	3	4	5	6	7	8	9
ADD R1,R2,R3	IF	DR	EX	ME	WB<				
SUB R3,R4,R5		IF	-	-	-	DR <	ΕX	ME	WB

First write to R3, then read it. Write and read Different clock cycles.

Data conflict is detected. IF/DR.Rs1 = DR/EX.Rd

Pipeline is stalled.

3 clock cycles delay

Stalling the pipeline:


IF/DR register is disabled (no update).


Control bits of the NOOP (*No Operation*) instruction is inserted to the DR stage. PC is not updated.


www.faculty.itu.edu.tr/buzluca


@ 0 8 B


2013-2018 Feza BUZLUCA




















2.5.3. Control Hazards (Branches, Interrupts):

The exemplary RISC processor calculates the target address for the branch (jump) instructions in the Execution (EX) stage (slide 2.30).

The target address is written to the EX/ME pipeline register.

The branch decision is taken based on flags after the execution in the Memory (ME) stage (slide 2.30).

After the EX stage the result of the decision (PC_Select) and the target address are sent to the Stage 1 (IF).

In the IF stage, first the next instruction pointed by the PC is fetched then the PC is updated.

During these operations next instructions in sequence (not the target of branch) are fetched into the pipeline.

However, in case of the branch these instructions should be skipped.

In this case, either a hardware unit must empty the pipeline or compiler-based solutions (delayed branch) must be applied.

The unnecessary instructions must be stopped before they are processed in the WB stage.

The registers of the CPU are changed in the WB stage.

www.faculty.itu.edu.tr/buzluca





2013-2018 Feza BUZLUCA


2 /17


Computer Architecture Conditional Branch Hazards: Example: 100 SUB R1, R2, R1 R1 ← R1 - R2 104 BGT \$1C Branch if greater (\$108 + \$1C = \$124 Target address) R1, R1, R2 108 ADD 10C ADD / R3, R4, R2 These instructions should be skipped 110 STL/ \$00(R5), R2 if the branch is taken. 114 L.D.L \$0A(R6), R1 124 STL \$00(R6), R2 Target of BGT Remember; Bcc conditional branch instructions check the flag values obtained from the last ALU operation. For example, BGT instruction checks the flags N (Negative) and V (Overflow).


⊛⊕





























Important points about changing the order of the instructions:

An instruction **from before** the branch can be placed just after the branch. Branch (condition or address) must not depend on moved instruction.

This method (if possible) always improves the performance (compared to NOOP).

Especially, for **conditional branches**, this procedure must be applied carefully.

If the condition that is tested for the branch is altered by the immediately preceding instruction, then the complier cannot move this instruction after the branch.

In this case NOOP can be inserted.

Other possibilities:

Compiler can select instructions to move

- From branch target
- Must be OK to execute moved instruction even if the branch is not taken
- Improves performance when branch is taken
- From fall through (else)
- Must be OK to execute moved instruction even if the branch is taken
- Improves performance when branch is not taken

www.faculty.itu.edu.tr/buziuca

13-2018 Feza BUZLUCA 2.6

Solutions to Control (Branch) Hazards (cont'd):

D) Branch Prediction:

Remember; there are two main problems if there are branch/jump instructions in the program.

1. The target address of the branch is determined in the later stages of the pipeline.

Therefore **it is unknown which is the target instruction** to be fetched into the pipeline, unless the CPU calculates the branch instruction.

 $PC \leftarrow PC + offset$

- a) If address calculation is in EX and result is sent from EX/ME register to IF stage (slide 2.30), branch penalty: 3 cycles.
- b) If address calculation is in EX and result is directly sent to IF stage (slide 2.51), branch penalty: 2 cycles.
- c) If address calculation is in DR and result is directly sent to IF stage (slide 2.53), branch penalty: 1 cycle (valid for unconditional branch/jump instructions).

Branch target table (slide 2.64) is used to solve this problem by determining the target address in advance.

The branch target table is cache memory in the IF stage that keeps the addresses of the branch instructions and their target addresses.

www.faculty.itu.edu.tr/buzluca



2013-2018 Feza BUZLLICA

2 61

Computer Architecture

Two main problems if there are branch/jump instructions in the program (cont'd):

2. Conditional branch problem: Until the previous instruction is actually executed, it is impossible to determine whether the branch will be taken or not, because the values of the flags are unknown.

If branch is not taken PC \leftarrow PC + 4 (for the exemplary RISC processor) If branch is taken PC \leftarrow PC + offset

- a) If branch decision logic is in ME stage (after EX) (slide 2.30), branch penalty: 3 cycles.
- b) If branch decision logic is in EX (slide 2.51), branch penalty: 2 cycles. To solve this problem **prediction mechanisms** are used.

When a conditional branch is recognized, a branch prediction mechanism predicts whether the branch will be taken or not.

According to the prediction, either the next instruction in the memory or the target instruction of the branch is prefetched.

www.faculty.itu.edu.tr/buziuca

© © © ©

2013-2018 Feza BUZLLICA

D) Branch Prediction (cont'd):

When a conditional branch is recognized, a branch prediction mechanism predicts whether the branch will be taken or not.

If the prediction was correct, there would not be a branch penalty.

In case of misprediction, the pipeline must be stopped and emptied.

There are two types of branch prediction mechanisms; static and dynamic.

Static branch prediction strategies:

- a) Always <u>predict not taken</u>: Always assumes that the branch will not be taken and fetches the next instruction in sequence.
- b) Always <u>predict taken</u>: Always predicts that the branch will be taken and fetches target instruction of the branch (Branch target table is necessary).

In case of misprediction stalling and flushing are necessary.

Studies analyzing program behavior have shown that conditional branches are taken more than 50% of the time.

Therefore; always prefetching from the branch target address should give better performance than always prefetching from the sequential path.

www.faculty.itu.edu.tr/buzluca www.buzluca.info



2013-2018 Feza BUZLUCA

2 63

Computer Architecture

D) Branch Prediction (cont'd):

Target Instruction prefetch: Branch target table

"Always predict taken" strategy: Always fetches target instruction of the branch. But it is unknown which is the target instruction to be fetched into the pipeline, unless the CPU calculates the branch instruction.

To determine the target of the branch in advance, the **branch target table** is used.

In the **branch target table**, addresses of the branch instructions and their target addresses (where they jump) are kept in a cache memory (*Cache is in chapter 6*).

There is a separate row for each branch instruction that has recently run.

The number of recent branch instructions stored is limited to the size of the table With the help of this buffer, the target instruction of the branch can be prefetched in the IF stage without calculating the branch address.

One row for each branch instruction that has recently run.

Branch instruction addr. Target address

\$A000 \$B000

\$B000

Example:
....
\$A000 BGT Target
....
....
....
\$B000 Target ADD ...

www.faculty.itu.edu.tr/buzluca

2013-2018 Feza BUZLUCA

2.64

D) Branch Predicition (cont'd):

Dynamic branch prediction strategies:

Dynamic branch strategies record the history of all conditional branch instructions in the active program to predict whether the condition will be true or not.

One or more **prediction bits** (or counters) are associated with each conditional branch instruction in a program that reflect the recent history of the instruction.

These prediction bits are kept in a branch history table (slide 2.67) and they provide information about the branch history of the instruction (branch was taken or not in previous runs).

www.faculty.itu.edu.tr/buzluca



2013-2018 Feza BUZLLICA

2.65

Computer Architecture

1-bit dynamic prediction scheme:

For each conditional branch instruction one **prediction bit** (p_i) is stored in the branch history table.

p_i is the prediction bit of the ith conditional branch instruction.

The prediction bit only records whether the last execution of this instruction resulted in a branch or not.

If the branch was taken last time, the system predicts to take the branch next time.

Algorithm:

Fetch the ith conditional branch instruction


If $(p_i = 0)$ then predict **not to take** the branch, fetch the next instruction in sequence If $(p_i = 1)$ then predict **to take** the branch, prefetch the target instruction of the branch If the branch is really taken then $p_i \leftarrow 1$


If the branch is not really taken then $p_i \leftarrow 0$


www.faculty.itu.edu.tr/buziuca





2013-2018 Feza BUZLUCA

















Computer Architecture							
Solution:							
a . Sta	tic prediction						
i) Always predict taken							
BNZ LOOP1: There is a misprediction only in the last iteration (exit). Other predictions are correct.							
Correct: 9	Incorrect: 1						
BNZ LOOP2: There is a mispred predictions are correct.	iction only in the last iteration (exit). Other						
Correct : 10x9 = 90	Incorrect : 10x1 = 10						
Total: Correct: 99	Incorrect: 11						
ii) Always predict not taken							
BNZ LOOP1: There is a correct predictions are incorrect.	prediction only in the last iteration (exit). Other						
Correct: 1	Incorrect: 9						
predictions are incorrect.	prediction only in the last iteration (exit). Other						
Correct : 10x1 = 10	Incorrect: 10x9 = 90						
Total: Correct: 11	Incorrect: 99						
www.faculty.itu.edu.tr/buzluca www.buzluca.info	© 0 0 0 2013-2018 Feza BUZLUCA 2.74						

Solution (cont'd):

b. Dynamic prediction with one bit

Attention: Different prediction bits are used for each branch instruction (Slides 2.66, 2.67).

i) Initial decision is to take the branch

BNZ LOOP1:

There is a misprediction only in the last iteration (exit). Other predictions are correct.

Correct: 9 Incorrect: 1

BNZ LOOP2:

In the first run of the loop there is a misprediction only in the last iteration (exit). Other predictions are correct.

After the first run, prediction bit "p" changes to "not to take the branch". Therefore, in the 2.-10. runs there are mispredictions both in the first and last iterations (Slide 2.69).

Total: Correct: 90 Incorrect: 20

www.faculty.itu.edu.tr/buzluca



2013-2018 Feza BUZLUCA

2.75

Computer Architecture

- b. Dynamic prediction with one bit (cont'd):
- ii) Initial decision is NOT to take the branch

BNZ LOOP1:

There are mispredictions in the first and last iterations. Other predictions are correct.

Correct: 8 Incorrect: 2

BNZ LOOP2:

There are mispredictions in the first and last iterations. Other predictions are correct.

Total: Correct: 88 Incorrect: 22

www.faculty.itu.edu.tr/buziuca

@ <u>() () ()</u>

2013-2018 Feza BUZLUCA

c. Dynamic prediction with two bits:

i) Initial decision is to take the branch

BNZ LOOP1: There is a misprediction only in the last iteration (exit). Other predictions are correct.

> Correct: 9 Incorrect: 1

BNZ LOOP2: There is a misprediction only in the last iteration (exit). Other

predictions are correct.

Correct: 10x9 = 90 Incorrect: $10 \times 1 = 10$

Total: Correct: 99 Incorrect: 11

ii) Initial decision is NOT to take the branch

BNZ LOOP1: There are mispredictions in the first, second and last iterations. Remember, in this mechanism the decision is changed after two mispredictions.

Incorrect: 3 Correct: 7

BNZ LOOP2: In the first run, there are mispredictions in the first, second and last iterations. After the first run the decision is still "to take the branch". Therefore, in the 2.-10. runs there will be a misprediction only in the last iteration.

Correct: 7+ 9x9 = 88 Incorrect: 3 + 9x1 = 12

Total: Correct: 95 Incorrect: 15