Repo Link: https://github.com/KaedenOndrus/CIS310-HW1


(16-310 HWI

Truth table for 3-inPut AND gate:


			and the second second second	
(. l.)	χ	5	2	Jut81+
•	0	0	0	0
	0	0	1	0
	0	١	0	0
	0	١	1	6
	1	0	0	0
		O	1	0
	1	į	0	0
	[١	1	1

Truth table of AND -> OF Bate 9 2


0	0	0	O
0	0	1	
0	1	0	0
0	١	1	
1	0	0	0
1	0)	Ĭ
1)	0	
1	(1	



One-Bit Adder



4-Bit Adder



4-Bit Adder Test cases:

