

Handling Exceptions

Jianjun Chen

Handling Exceptions 1

This Lecture

- Exceptions introduction
 - Interrupt
 - Error conditions
- ARM processor modes and register bank.
 - Other fields of CPSR and SPSR.
- The vector table and ARM startup.
- Exception handling example

Exceptions Introduction

Interrupt

Error conditions



Input and Output

- Large applications need to deal with I/O with various sources:
 - Keyboard, mice, USB ports ...
 - System events like battery level change, ambient light change.
- Input to and output from a microprocessor can be arranged in two ways:
 - Either as an additional subsystem with dedicated hardware.
 - Or, as part of the memory system.





Memory Mapped I/O

- ARM uses "memory mapped" input and output.
 - The ARM7 has a 32 bit address and can address 2³² bytes or 4 gigabytes of memory.
 - Not all of this "addressable space" will be filled with actual memory so that there are many "empty" memory locations.
- Memory mapped input ports and output ports are assigned a memory address and
 - A register load from that address is equivalent to an input.
 - A register store to that address is equivalent to an output.
- Detailed mapping varies for different ARM boards.
 - Need to check documentation.


Interrupt and I/O

- How can a CPU respond to I/O events like key presses?
- Idea 1: CPU sits in a loop that only waits for the key press.
 - Cannot run any other program.
 - Most CPU cycles are wasted.
- Idea 2: CPU occasionally checks the memory to see if the key press happend or not (this method is called **polling**).
 - Still inefficient if a lot of devices are connected.
 - Some CPU cycles will be wasted.
- Idea 3: Let the device tell the processor when there's new data waiting to be processed.
 - Much more efficient.




Interrupt

- The third method is called interrupt.
- Hardware interrupt is supported by 2 interupt lines in ARM7TDMI CPU.
 - nIRQ and nFIQ.
- Software interrupt is also available using an instruction called SWI.



Hardware Interrupts

- Triggered by processor pin voltage change, which is managed by a piece of hardware called interrupt controller.
- Many devices are connected to the interrupt controller.
 - Example below: Key/Button, Serial, Timer



Error Conditions

• In addition to interrupts, CPU also needs to deal with error conditions.

 Example 1: If a program is run on a system without floatingpoint instruction support. It will take an undefined instruction exception.

• Example 2: When a program tries fetch an instruction from a non-existing memory area, **prefetch abort** exception may happen.

Exception Handling

- Interrupts and error conditions are also called exceptions.
- When exception occurs, the ARM7TDMI CPU will execute instructions located in special memory regions.
- As a result, users/operating systems can define their own handlers to handle exceptions.
- ARM exception handling relies on CPU processor modes.

Processor Modes

Banked registers
CPSR and SPSR registers

Processor Modes

- ARM CPU provides a mechanism to handle exceptions: processor modes.
 - There are 7 processor modes supported by ARMv7.
 - Each processor mode has its designed purpose/scenario.
- Mode changes can be made under software control or may be brought about by external interrupts or exception


nracassing			
processing.	Mode	Description	
	Supervisor (SVC)	Entered on reset and when a Software Interrupt (SWI) instruction is executed	
modes	FIQ	Entered when a high priority (fast) interrupt is raised	Privileged
Exception modes	IRQ	Entered when a low priority (normal) interrupt is raised	modes
, XC	Abort	Used to handle memory access violations	
	Undef	Used to handle undefined instructions	
	System	Privileged mode using the same registers as User mode	
	User	Mode under which most applications/OS tasks run	Unprivileged mode

Processor Modes

- User: normal program execution state.
- System: a privileged mode for the operating system.
- **Supervisor**: entered on reset or when a software interrupt (SWI) instruction is executed.
- Fast interrupt: supports a data transfer or channel process.
- Interrupt: used for general-purpose interrupt handling.
- **Abort**: entered when a memory access violation occurs either on an instruction fetch or on a data read/write.
 - E.g. Writing to a read-only memory address.
- Undefined: entered when an instruction cannot be handled.

Privileged Modes

- Modes other than User mode are collectively known as privileged modes.
- Certain operations can only be done in privileged modes
 - Such as disabling IRQ or FIQ.



Processor Modes and Registers

- There are 37 registers in the register file of ARM7TDMI processor.
 - 30 general-purpose registers that can hold any value.
 - 6 status registers
 - A Program Counter register
- Grey registers are banked register
 - They are available only when the processor is in a particular mode.

30 general-purpose registers

		Mo	ode	 	
User/System	Supervisor	Abort	Undefined	Interrupt	Fast interrupt
RO	Ro	RO	RO	Ro	RO
R1	R1	R1	R1	R1	R1
R2	R2	R2	R2	R2	R2
R3	R3	R3	R3	R3	R3
R4	R4	R4	R4	R4	R4
R5	R5	R5	R5	R5	R5
R6	R6	R6	R6	R6	R6
R7	R7	R7	R7	R7	R7
R8	R8	R8	R8	R8	R8_FIQ
R9	R9	R9	R9	R9	R9_FIQ
R10	R10	R10	R10	R10	R10_FIQ
R11	R11	R11	R11	R11	R11_FIQ
R12	R12	R12	R12	R12	R12_FIQ
R13	R13_SVC	R13_ABORT	R13_UNDEF	R13_IRQ	R13_FIQ
R14	R14_SVC	R14_ABORT	R14_UNDEF	R14_IRQ	R14_FIQ
PC	PC	PC	PC	PC	PC

CPSR	CPSR	CPSR	CPSR	CPSR	CPSR
	SPSR_SVC	SPSR_ABORT	SPSR_UNDEF	SPSR_IRQ	SPSR_FIQ
= banked register			†		

6 Status registers



Banked Registers

- When CPU switches the processor mode, banked registers will replace the corresponding registers.
 - They can be referenced in the same way, but are different registers.
 - E.g., by switching to IRQ mode, accessing R13 will lead to R13_IRQ. (Done at the CPU level)
- Internally, a banked register is just a separate register
 - R13_IRQ and R13 are two different registers.
 - While the R0 in user mode and the R0 in IRQ mode refers to the same register.
- A design like this allows the CPU to respond to real-time events faster

User				
RO				
R1				
R2				
R3				
R4				
R5				
R6				
R7				
R8				
R9				
R10				
R11				
R12				
R13				
R14				
PC				

R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13_IRQ R14_IRQ PC	IRQ					
R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13_IRQ R14_IRQ	R0					
R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13_IRQ R14_IRQ	R1					
R4 R5 R6 R7 R8 R9 R10 R11 R12 R13_IRQ R14_IRQ	R2					
R5 R6 R7 R8 R9 R10 R11 R12 R13_IRQ R14_IRQ	R3					
R6 R7 R8 R9 R10 R11 R12 R13_IRQ R14_IRQ	R4					
R7 R8 R9 R10 R11 R12 R13_IRQ R14_IRQ	R5					
R8 R9 R10 R11 R12 R13_IRQ R14_IRQ	R6					
R9 R10 R11 R12 R13_IRQ R14_IRQ	R7					
R10 R11 R12 R13_IRQ R14_IRQ	R8					
R11 R12 R13_IRQ R14_IRQ	R9					
R12 R13_IRQ R14_IRQ	R10					
R13_IRQ R14_IRQ	R11					
R14_IRQ	R12					
	R13_IRQ					
PC	R14_IRQ					
	PC					


CPSR

CPSR SPSR_IRQ



The CPSR Register

• The current processor mode and execution state is contained in the *Current Program Status Register* (CPSR).



The SPSR Register

- Each privileged mode (except System mode) has a Saved
 Program Status Register (SPSR).
 - It has the exact same arrangement like CPSR.
- This allows the original processor state to be restored when the exception handler returns to normal program execution.
 - See the next slide.
- User mode and System mode are not entered on any exception.
 - They do not have an SPSR.
 - A register to preserve the CPSR is not required.

Processor Exception Sequence

When an exception occurs, the CPU will do:

- STEP 1: In all cases except a reset exception, the current instruction is allowed to complete.
- STEP 2: The CPSR is copied into SPSR_<mode>. ← Target mode
- **STEP 3**: The appropriate CPSR bits are set.
 - CPU will switch to **ARM state** if in Thumb state as certain instructions that can access status registers do not exist in Thumb state.
 - IRQ interrupts are also disabled automatically on entry to all exceptions.
 - FIQ interrupts are disabled on entry to Reset and FIQ exceptions.
- **STEP 4**: The return address is stored in LR_<mode>.
- STEP 5: The Program Counter changes to the appropriate vector address (explained later) in memory.



Processor Exception Sequence

- After an exception is handled, the processor should then return to the main code.
 - Whether or not it returns is a human decision based on the situations.
- Generally steps:
- STEP 1: The CPSR must be restored from SPSR_<mode>, where <mode> is the exception mode in which the processor currently operates.
- **STEP 2**: The PC must be restored from LR_<mode>.
- These actions can only be done in ARM state (32-bit long instructions).

Vector Table and ARM Startup


Interrupt handlers



The Vector Table

- Exception handling is supported by the vector table.
 - It is a list of addresses in memory that hold information necessary to handle an exception.
- The data value stored at each address is an instruction.
 - Usually an instruction that branches to another memory location that has more instructions to handle this exception.

ARM7TDMI Exception Vectors		Two exception types can lead to a same processor mode		
Exception Type	Mode	Vector Address		
Reset	SVC	0x00000000		
Undefined instruction	UNDEF	0x00000004		
Software Interrupt (SVC)	SVC	Ox00000008		
Prefetch abort (instruction fetch memory abort)	ABORT	0x0000000C		
Data abort (data access memory abort)	ABORT	0x00000010		
IRQ (interrupt)	IRQ	0x00000018		
FIQ (fast interrupt)	FIQ	0x0000001C		



Vector Table: Example

Code is from LPC2400.s (startup file) Vectors PC, Reset Addr-LDR LDR PC, Undef Addr-LDR PC, SWI Addr -PC, PAbt Addr -LDR PC, DAbt Addr -LDR NOP PC, IRQ Addr LDR PC, [PC, #-0x012 LDR PC, FIQ Addr LDR Reset Addr DCD Reset Handler Undef Addr Undef Handler DCD SWI Addr DCD SWI Handler PAbt Addr DCD PAbt Handler DAbt Handler DAbt Addr DCD DCD IRQ Addr DCD IRQ Handler FIQ Handler FIQ Addr DCD Undef Handler Undef Handler В SWI Handler В SWI Handler PAbt Handler PAbt Handler В DAbt Handler В DAbt Handler IRQ Handler В IRQ Handler FIQ Handler FIQ Handler В


Infinite loops

```
ARM7TDMI Exception Vectors
  Exception Type
                                                  Mode
                                                              Vector Address
→ Reset
                                                 SVC
                                                               0x00000000
Undefined instruction
                                                 UNDEF
                                                               0x00000004
→Software Interrupt (SVC)
                                                 SVC
                                                               0x00000008
Prefetch abort (instruction fetch memory abort)
                                                 ABORT
                                                               0x0000000C
→Data abort (data access memory abort)
                                                 ABORT
                                                               0x00000010
→IRQ (interrupt)
                                                 IRO
                                                               0x00000018
_FIQ (fast interrupt)
                                                 FIQ
                                                               0x0000001C
```

```
: Reset Handler
                EXPORT
                        Reset Handler
Reset Handler
: Clock Setup
                IF
                         (:LNOT: (:DEF:NO CLO
                        RO, =SCB BASE
                LDR
                        R1, #0xAA
                MOV
                        R2, #0x55
                MOV
  Configure and Enable PLL
                        R3, =SCS Val
                LDR
                STR
                        R3, [R0, #SCS OFS]
```

Vector Table Change-of-flow Instructions

- In the previous example, LDR is used to change the value of PC. But there are other instructions that can do this:
- MOV instruction, example:
 - MOV PC, #0xF1
- Branch instruction:
 - The offset (signed 24-bit integer) will be shifted left two bits, sign extended to 32 bits, and then added to the PC.
 - (2^24 << 2) bytes = 67,108,864 bytes = 64 MB
 - Since it is a signed integer, the resulting offset will be $\pm 32MB$.



RESET: the Starting Point

- The execution of ARM board programs starts from an area called "RESET".
- This is specified in a "Scatter-Loading Description File" automatically generated by uVision.
- If you are not using the startup file provided by Keil, you must define this area by yourself.

```
main.s LPC2400.s test.sct
1042 ; Area Definition and Entry Point
        Startup Code must be linked first at Addres
1043 ;
1044
                              RESET, CODE, READONLY
1045
                      AREA
1046
                      ARM
1047
1048
     ; Exception Vectors
1049
1050 ;
       Mapped to Address 0.
       Absolute addressing mode must be used.
1051;
1052 ;
        Dummy Handlers are implemented as infinite
1053
1054 Vectors
                      LDR
                               PC, Reset Addr
1055
                      LDR
                              PC, Undef Addr
1056
                               PC, SWI Addr
                      LDR
```

```
Scatter-Loading Description File
 3
 4
 5
    LR IROM1 0x00000000 0x00080000
 6
      ER IROM1 0x00000000 0x00080000
       *.o (RESET, +First)
       *(InRoot$$Sections)
 9
       .ANY (+RO)
10
11
      RW IRAM1 0x40000000 0x00010000
12
        .ANY (+RW + ZI)
13
```

Reset_Handler

- After powering on the ARM board, the first instruction to be fetched is located at memory address 0x0 (in RESET area):
 - LDR PC, Reset Addr
 - Note that it is different from "LDR PC, =Reset_Addr" in that the first instruction directly fetches the value located at "Reset Addr".
 - This syntax is not supported in VisUAL.
- The value associated with "Reset_Addr" is the address of the first instruction in "Reset Handler"

```
: Reset Handler
Vectors
                         PC, Reset Addr
                 LDR
                 LDR
                         PC, Undef Addr
                                                               EXPORT Reset Handler
                         PC, SWI Addr
                 LDR
                                               Reset Handler
                 LDR
                         PC, PAbt Addr
                         PC, DAbt Addr
                 LDR
                 NOP
                                               ; Clock Setup -
                 LDR
                         PC, IRQ Addr
                      PC, [PC, \#-0x0120]
                 LDR
                                                                       (:LNOT: (:DEF:NO CLC
                         PC, FIQ Addr
                                                               LDR
                                                                      R0, =SCB BASE
                 LDR
                                                                      R1, \#0xAA
                                                               MOV
                                                                      R2, #0x55
                                                               MOV
                         Reset Handler
Reset Addr
                 DCD
```

Reset_Handler

- In the startup file provided by Keil, the reset handler provide an initialization routine for turning on parts of the device and setting bits.
- You don't need these if you are only experimenting with the simulator.
 - But they are important for real ARM boards.

```
main.s LPC2400.s test.sct
1132
                       BNE
                               M N Lock
1133
1134
      ; Setup CPU clock divider
1135
                               R3, #CCLKCFG Val
1136
                               R3, [R0, #CCLKCFG OFS]
1137
1138
      ; Setup USB clock divider
1139
                       LDR
                               R3, =USBCLKCFG Val
1140
                               R3, [R0, #USBCLKCFG OFS]
1141
1142
      ; Setup Peripheral Clock
1143
                               R3, =PCLKSEL0 Val
1144
                               R3, [R0, #PCLKSEL0 OFS]
1145
                       LDR
                               R3, =PCLKSEL1 Val
1146
                       STR
                               R3, [R0, #PCLKSEL1 OFS]
1147
1148
      ; Switch to PLL Clock
1149
                               R3, #(PLLCON PLLE:OR:PLLCON PLLC)
1150
                       STR
                               R3, [R0, #PLLCON OFS]
1151
                       STR
                               R1, [R0, #PLLFEED OFS]
1152
                               R2, [R0, #PLLFEED OFS]
1153
                       ENDIF
                               ; CLOCK SETUP
1154
1155
1156
       ; Setup Memory Accelerator Module
1157
1158
                               MAM SETUP != 0
1159
                               RO, =MAM BASE
1160
                       MOV
                               R1, #MAMTIM Val
1161
                       STR
                               R1, [R0, #MAMTIM OFS]
1162
                       MOV
                               R1, #MAMCR Val
1163
                       STR
                               R1, [R0, #MAMCR OFS]
1164
                       ENDIF
                               ; MAM SETUP
```

Reset_Handler

• Below is a program without defining the reset handler. Note that the AREA name must be RESET.


```
1 area RESET, code, readonly
2 entry
3 add r0, r0, #1
4 add r0, r0, #1
5 add r0, r0, #1
6 add r0, r0, #1
7 end
```

Exception Handling Example

Using undef exception to implement new "instructions"


Undefined Exception Example

- We previously learned that LDR does not support registerspecified shift.
- Let's implement this instruction as a function by making use of the undefined exception



Undefined Exception Example

- To keep the example simple, we will only consider the syntax LDR Rt, [Rn], Rm, shift type Rs
- Other forms like pre-indexed loading and the STR version will not be considered. Condition codes will also be ignored.
- As a result, the opcode of the instruction is always 0x69.





The Example

The following instruction will be used as the example:

LDR R0, [R1], R2, **LSR** R3

• Its encoding is 0xE6910332 and has the following field values:





The Non-existing Instruction

 This non-existing instruction cannot be parsed by the assembler due to syntax error.

```
LDR R1, =numbers


MOV R2, #8

MOV R3, #1

LDR R0, [R1], R2, LSR R3

main.s(30): error: A1110E: Expected constant expression
```

 Workaround: put a DCD directive in the place where you would put the instruction: 0xE6910332 for this case



Exception Vector Table

```
main.s
      1 test.sct
      ; Example created by Jianjun Chen (Jianjun.Chen@xjtlu.edu.cn)
                      AREA RESET, CODE, READONLY
                      ARM
                      ENTRY
                                                  Reset and Undef are
      Vectors
                      LDR PC, =Reset Handler
                      LDR PC, =Undef Handler
                                                  defined separately
   8
                      LDR PC, =SWI Handler
   9
                     LDR PC, =PAbt Handler
  10
                      LDR
                             PC, =DAbt Handler
  11
                                                     : Reserved Vector
                     NOP
  12
                             PC, =IRQ Handler
                      LDR
  13
                              PC, =FIQ Handler
                      LDR
  14
  15 SWI Handler
                              SWI Handler
  16 PAbt Handler
                             PAbt Handler
  17 DAbt Handler
                             DAbt Handler
  18 IRQ Handler
                              IRQ Handler
                              FIQ Handler
  19 FIQ Handler
  20
```


The Reset Handler

 The reset handler is the starting point of execution. It contains the "special_LDR" instruction we are trying to implement.

```
22
    ; Reset Handler
23
                              0x778899AA, 1, 2, 3, 4, 5, 6, 7, 8
   numbers
                     DCD
24
                     EXPORT
                              Reset Handler
25
   Reset Handler
26
                     LDR
                              R1, =numbers
27
                              R2, #8
                     MOV
28
                     MOV
                              R3, #1
                                                     Will cause undef
29
                              0xE6910332
   special LDR
                     DCD
                                                     exception here.
   deadend
30
                              deadend
```


Switching Processor Mode

- Upon executing our special_LDR, the undef exception is triggered.
- The execution will branch to the Undef_Handler.



The Undef_Handler

- MRS copies *PSR to a general-purpose register.
- MSR does the opposite.



```
35
                                 Undef Handler
                         EXPORT
     36
        Undef Handler
     37
                                 sp!, {r0-r12, LR}
                         STMDB
                                                         ; Save Workspace & LR to Stack
                                 r0, SPSR
                                                         ; Copy SPSR to r0
                         MRS
Need to back up them
                                 r0, [sp, #-4]!
                                                         ; Save SPSR to Stack
because exceptions can
be nested (like functions)
                                 r0, [1r, #-4]
                                                         ; r0 = undefined instruction
                         LDR
     42
     43
                         ; start to check for the special LDR
     44
                                 r1, r0, #0x0FF00000 ; get the opcode
                         AND
                                 r1, \#0x06900000; check the opcode (TEQ = EORS)
     45
                         TEO
     46
                                 not special ldr
                         BNE
     47
                                 r1, r0, #0x00000010
                                                       ; check whether the 4th bit is 1
     48
                         ANDS
                                 not special ldr
     49
                                                      ; If Z == 0, then it is not special LDR
                         BEO
     50
                                 do special ldr
                                                         ; if a valid special ldr, handle it
                         BL
     51
        not special ldr
     52
                         ; insert tests for other undefined instructions here
     53
     54
                                 r1, [sp], #4
                                                         ; Restore SPSR to R1
                         LDR
     55
                                 SPSR cxsf, r1
                         MSR
                                                         ; Restore SPSR
     56
                                 sp!, {r0-r12, PC}
                                                         ; Return to program after
                         LDMIA
     57
                                                         ; Undefined Instruction
```

The Undef_Handler

- MRS copies *PSR to a general-purpose register.
- MSR does the opposite.
 - The cxsf refers to the fields of the *PSR.

```
specifies the SPSR or CPSR fields to be moved. fields can be one or more of:

c control field mask byte, PSR[7:0] (privileged software execution)

x extension field mask byte, PSR[15:8] (privileged software execution)

s status field mask byte, PSR[23:16] (privileged software execution)

f flags field mask byte, PSR[31:24] (privileged software execution).
```

```
53
54 LDR r1, [sp], #4 ; Restore SPSR to R1
55 MSR SPSR cxsf, r1 ; Restore SPSR
56 LDMIA sp!, {r0-r12, PC} ; Return to program after
57 ; Undefined Instruction
```

Implementation of special_ldr

```
Please read the code
   do special ldr
                                                          "main.s" I uploaded
                 ; This function implements:
60
61
                 ; LDR Rt, [Rn], Rm, shift type Rs
62
63
                 ; Example used:
                 ; LDR R0, [R1], R2, LSR R3
64
65
                 ; R1's address is "numbers": 0x778899AA, 1, 2, 3, 4, 5, 6, 7, 8
66
67
                 ; R2's value is 8
                 : R3's value is 1
68
69
                 ; After running this function:
70
                      RO should store 0x778899AA
71
                      R1 should point to the next word of numbers
72
73
                        r8, sp, #4
                                              ; get the address of the old r0 valu
                 ADD
74
                                              ; Other registers' addresses are bas
75
                 ; do "LDR Rt, [Rn]" first
76
                 AND r1, r0, #0x000F0000
                                     ; r1 = field value of Rn in the inst
77
                        r1, r1, #16
                 LSR
                        r7, [r8, r1, LSL #2] ; r7 = the value stored in Rn
78
                 LDR
79
                        r1, [r7]
                                     ; r1 = the value pointed by [Rn]
                 LDR
80
81
                        r2, r0, #0x0000F000
                 AND
82
                 LSR r2, r2, \#12 ; r2 = field value of Rt in the inst
83
                        r1, [r8, r2, LSL #2] ; Store the value pointed by [Rn] to
                  STR
84
85
                 ; do "Rm shift type Rs"
86
                         r1 r0 \#0\times0000000 r1 = field value of Rm in the ins
```

Result

