

Assemblers and Instruction Encoding

Jianjun Chen

Assemblers and Instruction Encoding

Contents

- ARM assemblers
- Instruction encoding
- Assembler directives

Keil MDK

 The content of this lecture can be verified using the Keil MDK: https://www.keil.com/download/product/



You can compile and run small programs for free. Full version is quite expensive for personal use.

- A tutorial from past is also uploaded to LMO to guide you to setup the project.
 - Replace the "main.c" with an assembly file "main.s"
 - Make sure "__main" is defined and exported.

```
AREA MY_PROG, CODE, READONLY
EXPORT __main
__main
...
```

Assemblers and Instruction Encoding

What are assemblers?

Encoding examples

Assembler directives



Assembler


- The VisUAL emulator can run simple programs written in ARM assembly language.
 - However, it is only an emulator.
- Real ARM-based computers execute machine code.
 - Binary sequences like "0101010...", in the main memory.
- Assemblers are programs that translate assembly code into machine code.
 - GNU toolchain for ARM: https://developer.arm.com/downloads/-/arm-gnu-toolchain-downloads.
 - ARM tools assembler: https://developer.arm.com/downloads/-/arm-compiler-for-embedded
 - This assembler is included in Keil MDK 5: https://www2.keil.com/mdk5




Encoding: Data Processing Instructions

 The encoding format of data processing instructions is shown below: Shift Rm 0 = operand 2 is register 0 = do not alter condition codes 1 = operand 2 is an imm 1 = set condition codes 2nd operand register shift applied to Rm 28 27 26 25 24 21 20 /19 16 15 12 11 00 OpCode Rn Rd Operand 2 Cond 0000 = EQ0000 = AND8 7 0001 = NE0001 = EOR0010 = SUBRotate Imm 1101 = LE0011 = RSB1110 = AI0100 = ADDUnsigned 8 bit immediate value shift applied to Imm **ALways** execute 1110 00 0 0100 0 0010 0001 ADD r1, r2, #1 0000 00000001

Embedded Shift Operation



 The encoding format also tells us that arithmetic operations like ADD, SUB and RSB supports embedded shift operations.




- Shift amount: The maximum number of shifts is 31.
- Shift type: Which shift operation to be applied.


Encoding Examples

RSBS R9, R10, SP

SUBSEQ RO, R1, R2, LSL R3

Given 3 instructions:





Match the following machine code to the instructions above:

	Cond	00	I	op	s	Rn	Rd	Operand2			
1	1101	00	1	0100	1	0001	0010	1100	0101	1111	
					-						
2	0000	00	0	0010	1	0001	0000	0011	0001	0010	
			•								
3	1110	00	0	0011	1	1010	1001	0000	0000	1101	


Cond	00	I	op	S	Rn	Rd	Oj	perano	12
1101	00	1	0100	1	0001	0010	1100	0101	1111

- Cond is LE.
- I is 1, the operand 2 will be an immediate number.
- Op is ADD.
- S is 1, so it will set flags.
- Rn is **0b0001**, which means R1.
- Rd is **0b0010**, which means R2.
- Immediate:
 - Rotation is 0b1100, which means 12*2 = 24 rotations.
 - 0b01011111 (0x5F) rotated right 28 times in a 32-bit register becomes 0x5F00.
- The answer is "ADDSLE R2, R1, #0x5f00".




Cond	00	I	op	op S Rn Rd				Operand2			
0000	00	0	0010	1	0001	0000	0011	0001	0010		

- Cond is EQ.
- I is 0, the operand 2 will be a register.
- Op is **0010**, which is SUB.
- S is 1, so it will set flags.
- Rn is **0b0001**, which means R1.
- Rd is **0b0000**, which means R0.
- Operand2:
 - Register is 0010, which means R2.
 - The 4^{th} bit is 1, so a shift register is used. The register is 0011 (R3).
 - Shift type is 00, which means LSL.
- The answer is "SUBSEQ RO, R1, R2, LSL R3"




Encoding: LDR and STR

• The encoding format of LDR, STR is shown below:



Offset Register in LDR and STR



• LDR and STR support adding/subtracting offsets stored in another register:

```
LDR/STR{cond} Rt, [Rn, ±Rm{, shift}]

LDR/STR{cond} Rt, [Rn, ±Rm{, shift}]!

LDR/STR{cond} Rt, [Rn], ±Rm{, shift}
```

- Examples:
- •LDR r0, [r1, r2, LSL #2]

Symbols + and – are not supported in VisUAL. They can be used in Keil IDE

- r1 stores the base address, offset is r2's value shifted left twice.
- •LDRB r0, [r1, r2, LSR #1]!
 - Pre-indexed access, the offset is r2's value shifted right once.
- •LDR r0, [r1], r2, LSL #3
 - Post-indexed access, the offset is r2's value shifted right thrice.


Offset Register in LDR and STR

Symbol	Address	Value	
my_data	0×200	0×AABBC	CDD
	0×204	0×2	
	0×208	0×3	R
	0×20C	0×4	R

Offset Register in LDR and STR

 Note that register-specified shift is not supported in LDR and STR. Thus, you cannot write:

LDR r0, [r1, r2, **LSL** r3]



Encoding Examples

What do the following machine code do?

	Cond	01	I	? [JB	W	L	Rn	Rd	C	offset	5
				_								
1	1110	01	0 2	1 1	0	0	0	0001	0000	0000	0000	0001
·		-		-			-					
2	1110	01	0 2	1 1	0	1	1	0001	0000	0000	0000	0001
!							<u>-</u>					
3	1110	01	1 () [1	1	0	1	0001	0000	0011	0010	0010
,				•								
4	1110	01	0 2	1 (0	1	1	0001	0000	0000	0000	0001

Cond	01	I	P	U	В	WL	Rn	Rd	Offset
		_	_	_	- 1				

1110 01 0 1 1 0 0 0 0001 0000 0000 0000 0001

Step	Instruction
L is 0	STR
B is 0, transfer a whole word.	STR
Cond is 0b1110, which means "always".	STR
P is 1, pre-indexing	STR Rd, [Rn, ??]
Rn is 0b0001, which means R1.	STR Rd, [R1, ??]
Rd is 0b0000, which means R0.	STR R0, [R1, ??]
W is 0, do not update the base address (Rn)	STR R0, [R1, ??]
I is 0, the operand 2 will be an immediate number.	STR R0, [R1, #?]
Offset is 1.	STR R0, [R1, #1]
U is 1, adding offset to base (offset is a positive immediate).	STR R0, [R1, #1]

Cond O1 I P U B W L Rn Rd Offset
--

1110 01 01 1 0 1 1 0001 0000 0000 0000 0001

Step	Instruction
⊥ is 1 .	LDR
B is 0, transfer a whole word.	LDR
Cond is 0b1110, which means "always".	LDR
P is 1, pre-indexing	LDR Rd, [Rn, ??]
Rn is 0b0001, which means R1.	LDR Rd, [R1, ??]
Rd is 0b0000, which means R0.	LDR R0, [R1, ??]
W is 1, update the base address (Rn)	LDR R0, [R1, ??]!
$\ensuremath{\mathbb{I}}$ is 0, the operand 2 will be an immediate number.	LDR R0, [R1, #??]!
Offset is 1.	LDR R0, [R1, #1]!
${\tt U}$ is 1, adding offset to base (offset is a positive immediate).	LDR R0, [R1, #1]!

Cond	01	I	P	U	В	WI	Rn	Rd	Offset
						- 1			

1110 01 0 1 0 0 1 1 0001 0000 0000 0000 0001

Step	Instruction
⊥ is 1.	LDR
B is 0, transfer a whole word.	LDR
Cond is 0b1110, which means "always".	LDR
P is 1, pre-indexing	LDR Rd, [Rn, ??]
Rn is 0b0001, which means R1.	LDR Rd, [R1, ??]
Rd is 0b0000, which means R0.	LDR R0, [R1, ??]
W is 1, update the base address (Rn)	LDR R0, [R1, ??]!
$\ensuremath{\mathbb{I}}$ is 0, the operand 2 will be an immediate number.	LDR R0, [R1, #??]!
Offset is 1.	LDR R0, [R1, #1]!
U is 0, subtracting offset (offset is a negative immediate).	LDR R0, [R1, #-1]!





Cond	01	I	P	U	В	W	L	Rn	Rd	Offset
	_			_					_	


1110 01 10 1 10 1 0001 0000 0011 0010 0010

Step	Instruction	
L is 1.	LDR	
B is 1, transfer a byte.	LDRB	
Cond is 0b1110, which means "always".		gical left gical right ithmetic right tate right
P is 0, post-indexing	LDRB Rd, [Rn], ??	signed integer
Rn is 0b0001, which means R1.	LDRB Rd, [R1], ??	lm I
Rd is 0b0000, which means R0.	LDRB RO, [R1], ??	register
\mathbb{W} is 0, do not update the base address. (ignored as Post-indexing always updates the base address)	LDRB R0, [R1], ??	
I is 1, the operand 2 will be a register.	LDRB R0, [R1], Rm, ?????	
Offset register is 0b0010 (R2), shift type is LSR (01), shift amount is 0b00110 (6)	LDRB R0, [R1], R2, LSR #6	
U is 1, adding offset to base (offset is a positive immediate).	LDRB R0, [R1], R2, LSR #6	

If U is 0: LDRB R0, [R1], -R2, LSR #6 This syntax is only available on Keil.

More Examples

- The encodings on the right are obtained in Keil IDE.
- VisUAL might give errors.



str r0, [r1, #1]	0xE5810001
str r0, [r1, #1]!	0xE5A10001
str r0, [r1], #1	0xE4810001
ldr r0, [r1, #1]	0xE5910001
ldr r0, [r1, #1]!	0xE5B10001
ldr r0, [r1], #1	0xE4910001

str r0, [r1, r2, LSL #1]	0xE7810082
strb r0, [r1, r2, LSR #2]!	0xE7E10122
str r0, [r1], r2, ASR #3	0xE68101C2
ldrb r0, [r1, r2, ROR #4]	0xE7D10262
ldr r0, [r1, r2, LSL #5]!	0xE7B10282
ldrb r0, [r1], r2, LSR #6	0xE6D10322




Encoding: ADR

ADR is converted into ADD or SUB.

Symbols will be converted into PC-relative values by assemblers

• Symbols num1 and num2 are stored in the instruction memory.


Memory address




Encoding: LDR Pseudo Instruction

- LDR pseudo instruction allows you to assign 32-bit constants to registers.
 - But instructions are 32-bit long already.
- The assembler stores the constant in the text segment close to the referencing instruction


 Then references the value using (usually) PC-relative addressing.





Encoding: LDR Pseudo Instruction

- When the PC register is involved in instructions like LDR and MOV, its value is the address of the next instruction + 4.
- For instruction: LDR RO, [PC]
 - The address of the next instruction: 0x388
 - 0x388 + 0x4 = 0x38C, which points to the value 0x374 (address of num1)
- This design is to preserve compatibility for programs written for early ARM processors.



Common directives


GNU Assembler VS ARM tools Assembler

- There are a few differences between the GNU assembler and the ARM assembler.
 - Comments: @ and ;
 - Labels: GNU uses colon (:)
 - Directives: GNU starts with a period (.)
 - Different set of directives supported.

```
.text
entry:
      b start
                           @ Skip over the data
       .byte 10, 20, 25
                           @ Read-only array of bytes
arr:
                            @ Address of end of array + 1
eoa:
       .aliqn
                                                              ARM tools Assembler
start:
                     @ r0 = &eoa
@ r1 = &arr
       ldr r0, =eoa
                                                         MY PROG, CODE, READONLY
                                                 AREA
       ldr r1, =arr
                                                 DCD 0x1, 0x2, 0x3, 0x4
                                        num1
           r3, #0
                  a_{r3} = 0
       mov
                                                 EXPORT main
      ldrb r2, [r1], #1 @ r2 = *r1++
loop:
           r3, r2, r3
                          a r3 += r2
       add
                                          main
                          @ if (r1 != r2
            r1, r0
       cmp
                                                 MOV R2, PC ; step 1
            loop
                            @ goto loor
       bne
                                                 LDR RO, =num1 ; pc-relative
stop:
       b stop
                                                 LDR R1, =0xaabbccdd
GNU Assembler
                                                 END
```

- Assembler directives tell the assembler to do something.
- Define constant directives:
 - DCB: byte sized data
 - DCW: half-word sized data
 - DCD: word sized data





• The EQU directive lets you assign names to address or data values.

```
twelve EQU 0x12
LDR R3, =twelve
```

 END is used to denote the end of the assembly language source program

- The SPACE directive reserves a zeroed block of memory.
- The FILL directive reserves a block of memory to fill with a given value.


```
label SPACE expr
label FILL expr{, value{, valuesize}}
```

- expr: number of bytes reserved
- value: the value to fill the reserved bytes.
- valuesize: is the size, in bytes, of value. It can be any of 1, 2, or 4. valuesize is optional and if omitted, it is 1.

```
; defines 255 bytes of zeroed store data1 SPACE 255; defines 50 bytes containing 0xAB data2 FILL 50,0xAB,1
```



- EXPORT: gives code in other files access to symbols in the current file
- IMPORT: provide the assembler with a name that is not defined in the current assembly file.




ELF Sections and the AREA Directive

- AREA: instructs the assembler to assemble a new code or data section.
- The example below defines two AREAs.
 - MyData: stores data and is read-write accessible.
 - MyCode: stores instructions and is read-only.

```
MyData, DATA, READWRITE
      AREA
num2 DCD
              0x11223344
     AREA
              MyCode, CODE, READONLY
num1 DCD
              0xAABBCCDD
     EXPORT
              main
                             ADR cannot be used to get the value associated with a
                             symbol in another AREA.
  main
      LDR
             R1, = num1
             RO, #65
     MOV
                             Fails because the memory is read-only
              RO, [R1]
      STR
             R1, = num2
      LDR
              R0, [R1] ←
                             Works because the memory can be written
      STR
      END
```

Extended Reading

• For assembler directives of the ARM tool assembler, read the help file of the Keil IDE: (menu->help->uvision hel)



• For assembler directives of the GNU toolchain: Read http://bravegnu.org/gnu-eprog/index.html.