ECE 4750 Computer Architecture, Fall 2021 T01 Fundamental Processor Concepts

School of Electrical and Computer Engineering Cornell University

revision: 2021-09-01-01-24

1	Inst	ruction Set Architecture	3
	1.1.	IBM 360 Instruction Set Architecture	5
	1.2.	MIPS32 Instruction Set Architecture	7
	1.3.	Tiny RISC-V Instruction Set Architecture	11
2	Proc	essor Functional-Level Model	15
	2.1.	Transactions and Steps	15
	2.2.	TinyRV1 Simple Assembly Example	16
	2.3.	TinyRV1 VVAdd Asm and C Program	17
	2.4.	TinyRV1 Mystery Asm and C Program	18
3	Proc	essor/Laundry Analogy	19
	3.1.	Arch vs. $\mu Arch$ vs. VLSI Impl \hdots	19
	3.2.	Processor Microarchitectural Design Patterns	20
	3.3.	Transaction Diagrams	21
4	Ana	lyzing Processor Performance	22

Copyright © 2016 Christopher Batten. All rights reserved. This handout was originally prepared by Prof. Christopher Batten at Cornell University for ECE 4750 / CS 4420. The handout has been modified and extended by Prof. Christina Delimitrou in 2017-2021. Download

and use of this handout is permitted for individual educational non-commercial purposonly. Redistribution either in part or in whole via both commercial or non-commercial neans requires written permission.

1. Instruction Set Architecture

• By early 1960's, IBM had several incompatible lines of computers!

- Defense: 701

- Scientific: 704, 709, 7090, 7094

Business: 702, 705, 7080Mid-Sized Business: 1400

- Decimal Architectures: 7070, 7072, 7074

- Each system had its own:
 - Implementation and potentially even technology
 - Instruction set
 - I/O system and secondary storage (tapes, drums, disks)
 - Assemblers, compilers, libraries, etc
 - Application niche
- IBM 360 was the first line of machines to separate ISA from microarchitecture
 - Enabled same software to run on different current and future microarchitectures
 - Reduced impact of modifying the microarchitecture enabling rapid innovation in hardware

Application
Algorithm
Programming Language
Operating System
Instruction Set Architecture
Microarchitecture
Register-Transfer Level
Gate Level
Circuits
Devices
Physics

... the structure of a computer that a machine language programmer must understand to write a correct (timing independent) program for that machine.


— Amdahl, Blaauw, Brooks, 1964

ISA is the contract between software and hardware

• 1	
 Representations for characters, integers, floating-point Integer formats can be signed or unsigned Floating-point formats can be single- or double-precision 	
- Byte addresses can ordered within a word as either little- or big-e	ndian
• 2.	
Registers: general-purpose, floating-point, controlMemory: different addresses spaces for heap, stack, I/O	
• 3	
- Register: operand stored in registers	
- Immediate: operand is an immediate in the instruction	
 Direct: address of operand in memory is stored in instruction 	
Register Indirect: address of operand in memory is stored in regis	ster
Displacement: register indirect, addr is added to immediate	. 11
 Autoincrement/decrement: register indirect, addr is automaticall PC-Relative: displacement is added to the program counter 	y adj
• 4	
 Integer and floating-point arithmetic instructions 	
 Register and memory data movement instructions 	
- Control transfer instructions	
 System control instructions 	
• 5	
Opcode, addresses of operands and destination, next instructionVariable length vs. fixed length	

1.1. IBM 360 Instruction Set Architecture


- How is data represented?
 - 8-bit bytes, 16-bit half-words, 32-bit words, 64-bit double-words
 - IBM 360 is why bytes are 8-bits long today!
- Where can data be stored?
 - 2²⁴ 32-bit memory locations
 - 16 general-purpose 32-bit registers and 4 floating-point 64-bit registers
 - Condition codes, control flags, program counter
- What operations can be done on data?
 - Large number of arithmetic, data movement, and control instructions



M[B1 + D1] + M[B1 + D1] op M[B2 + D2]

	Model 30	Model 70
Storage	8–64 KB	256-512 KB
Datapath	8-bit	64-bit
Circuit Delay	30 ns/level	5 ns/level
Local Store	Main store	Transistor registers
Control Store	Read only 1µs	Conventional circuits


- IBM 360 instruction set architecture completely hid the underlying technological differences between various models
- Significant Milestone: The first true ISA designed as a portable hardware-software interface
- IBM 360: 50 years later ... The zSeries z13 Microprocessor
 - 5 GHz in IBM 22 nm SOI
 - 4B transistors in 678 mm²
 - 17 metal layers
 - − \approx 20K pads
 - Eight cores per chip
 - Aggressive out-of-order execution
 - Four-level cache hierarchy
 - On-chip 64MB eDRAM L3 cache
 - Off-chip 480MB eDRAM L4 cache
 - Can still run IBM 360 code!




J. Warnock, et al., "22nm Next-Generation IBM System-Z Microprocessor," Int'l Solid-State Circuits Conference, Feb. 2016.

1.2. MIPS32 Instruction Set Architecture

- How is data represented?
 - 8-bit bytes, 16-bit half-words, 32-bit words
 - 32-bit single-precision, 64-bit double-precision floating point
- Where can data be stored?
 - 2³² 32-bit memory locations
 - 32 general-purpose 32-bit registers, 32 SP (16 DP) floating-point registers
 - FP status register, Program counter
- How can data be accessed?
 - Register, immediate, displacement
- What operations can be done on data?
 - Large number of arithmetic, data movement, and control instructions
- How are instructions encoded?
 - Fixed-length 32-bit instructions



MIPS R2K: 1986, single-issue, in-order, off-chip caches, 2 µm, 8–15 MHz, 110K transistors, 80 mm²



MIPS R10K: 1996, quad-issue, out-of-order, on-chip caches, 0.35 μm, 200 MHz, 6.8M transistors, 300 mm²

31	26	25	21	20 1	6	15 0	
ADDIU 001001		rs		rt		immediate	
		5		- 5		16	-

Format: ADDIU rt, rs, immediate MIPS32

Purpose: Add Immediate Unsigned Word To add a constant to a 32-bit integer

Description: GPR[rt] ← GPR[rs] + immediate

The 16-bit signed *immediate* is added to the 32-bit value in GPR rs and the 32-bit arithmetic result is placed into GPR rt.

No Integer Overflow exception occurs under any circumstances.

Restrictions:

None

Operation:

```
\label{eq:condition} \begin{split} \text{temp} &\leftarrow \text{GPR[rs]} + \text{sign\_extend(immediate)} \\ \text{GPR[rt]} &\leftarrow \text{temp} \end{split}
```

Exceptions:

None

Programming Notes:

The term "unsigned" in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. This instruction is appropriate for unsigned arithmetic, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as C language arithmetic.

Load Word LW

31	26	25	21	20	1	6	15 0	
LW 100011		base			rt		offset	
- 6		5			5		16	_

Format: LW rt, offset(base) MIPS32

Purpose: Load Word

To load a word from memory as a signed value

Description: GPR[rt] ← memory[GPR[base] + offset]

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched, signextended to the GPR register length if necessary, and placed in GPR rt. The 16-bit signed offset is added to the contents of GPR base to form the effective address.

Restrictions:

The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

Operation:

```
\label{eq:vaddr} $$ vAddr_{1,0} \neq 0^2$ then signalException(AddressError) endif (pAddr, CCA) $$ AddressTranslation (vAddr, DATA, LOAD) memword $$ LoadMemory (CCA, WORD, pAddr, vAddr, DATA)$$ GPR(rt] $$ memword$$
```

Exceptions:

TLB Refill, TLB Invalid, Bus Error, Address Error, Watch

31	26	25 21	20 16	15 0	
BNE 000101		rs	rt	offset	
- 6		5	5	16	

Format: BNE rs, rt, offset MIPS32

Purpose: Branch on Not Equal

To compare GPRs then do a PC-relative conditional branch

Description: if $GPR[rs] \neq GPR[rt]$ then branch

An 18-bit signed offset (the 16-bit offset field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR rs and GPR rt are not equal, branch to the effective target address after the instruction in the delay slot is executed.

Restrictions:

Processor operation is UNPREDICTABLE if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Operation:

Exceptions:

None

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is ± 128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

1.3. Tiny RISC-V Instruction Set Architecture

- RISC-V instruction set architecture
 - Brand new free, open instruction set architecture
 - Significant excitement around RISC-V hardware/software ecosystem
 - Helping to energize "open-source hardware"
 - Specifically designed to encourage subsetting and extension
 - Link to official ISA manual on course webpage
- Tiny RISC-V instruction set architecture
 - Subset we use in this course
 - Small enough for teaching, powerful enough for running real C programs
 - How is data represented?
 - Where can data be stored?
 - How can data be accessed?
 - What ops can be done on data?
 - How are inst encoded?
 - http://www.csl.cornell.edu/courses/ece4750/handouts
- TinyRV1: Small subset suitable for lecture, homeworks, exams

_	
_	

 TinyRV2: Subset suitable for lab assignments and capable of executing simple C programs without an operating system

```
- add, addi, sub, mul, and, andi, or, ori, xor, xori
```

- slt, slti, sltu, sltiu
- sra, srai, srl, srli, sll, slli
- lui, aupic, lw, sw
- jal, jalr, beq, bne, blt, bge, bltu, bgeu
- csrr, csrw

TinyRV1 instruction assembly, semantics, and encoding

add	rd,	rs1,	rs2
R[rd	l] ← I	R[rs1]	+ R[rs2]
PC ←	– PC	+ 4	

31	25	24	20	19	15	14	12	11		7	6		0
0000000)	rs	2	rs	1	00	00		rd			0110011	

ADDI

addi rd, rs1, imm $R[rd] \leftarrow R[rs1] + sext(imm)$ $PC \leftarrow PC + 4$

31		20	19 15	14 12	11	7	6 ()
	imm		rs1	000	rd		0010011	7

MUL

mul rd, rs1, rs2 $R[rd] \leftarrow R[rs1] \times R[rs2]$ $PC \leftarrow PC + 4$

31	25	24	20	19	15	14	12	11		7	6		0
000000)1	r	s2	rs	s1	00	0		rd		C	110011	

LW

lw rd, imm(rs1) $R[rd] \leftarrow M[R[rs1] + sext(imm)]$ $PC \leftarrow PC + 4$

31	20	19 15	14 12	11	7	6	0
imm		rs1	010	rd		0000011	

SW

sw rs2, imm(rs1) $M[R[rs1] + sext(imm)] \leftarrow R[rs2]$ $PC \leftarrow PC + 4$

31	25	24 20	19	15 14	12	11	7 6		0
i	mm	rs2	rs	1 0	10	imm		0100011	

imm = { inst[31:25], inst[11:7] }

JAL

jal rd, imm $R[rd] \leftarrow PC + 4$ $PC \leftarrow PC + sext(imm)$

3	1 12	11		7	6	(C
	imm		rd			1101111	

imm = { inst[31], inst[19:12],
 inst[20], inst[30:21], 0 }

IR

jr rs1 $PC \leftarrow R[rs1]$

31	20	19 15	14 12	11 7	6	0
000000000000		rs1	000	00000	1100111	7

BNE

bne rs1, rs2, imm if (R[rs1]!=R[rs2]) $PC \leftarrow PC + sext(imm)$ else $PC \leftarrow PC + 4$

31		25	24	20	19	15	14 12	11	7	6		0
	imm		rs	2	rs	:1	001		imm	1	100011	

imm = { inst[31], inst[7],
inst[30:25], inst[11:8], 0 }

op

op

rs1

jump target



Base Integer Instructions: RV32I, RV64I, and RV128I RV Privileged Instructions												
Category Name	Fmt	RV32I Base		+RV{6	4,128}		Catego		Name		V mnem	
Loads Load Byte	I	LB rd,rs1,i					CSR Ac		nic R/W	CSRRW	rd,csr	
Load Halfword	I	LH rd,rs1,i						Atomic Read 8			rd,csr	
Load Word	I	LW rd,rs1,in		L{D Q} re	d,rsl,	imm	Ato	omic Read &	Clear Bit	CSRRC	rd,csr	rs1,
Load Byte Unsigned	I	LBU rd,rs1,i	mm					Atomic R	/W Imm	CSRRWI	rd,csr	,imm
Load Half Unsigned	I	LHU rd,rsl,in	mm	L{W D}U re	d,rsl,	imm	Atomi	c Read & Set	Bit Imm	CSRRSI	rd,csr	,imm
Stores Store Byte	S	SB rs1,rs2,	imm				Atomic I	Read & Clear	Bit Imm	CSRRCI	rd,csr	,imm
Store Halfword	S	SH rs1,rs2,	imm				Change	Level E	nv. Call	ECALL		
Store Word	S	SW rsl,rs2,	imm	S{D Q} r:	s1,rs2	.imm	Env	ironment Bre	akpoint	EBREAK		
Shifts Shift Left	R	SLL rd,rsl,r			d,rsl,			Environmen	t Return	ERET		
Shift Left Immediate	ī	SLLI rd,rs1,s		SLLI{W D} ro			Tran De	edirect to S				
	R				1,151, 1,rs1,			ct Trap to Hy				
Shift Right												
Shift Right Immediate	I	SRLI rd,rs1,s		SRLI{W D} re				or Trap to Su				
Shift Right Arithmetic	R	SRA rd,rsl,r			d,rsl,			pt Wait for				
Shift Right Arith Imm	I	SRAI rd,rs1,s			d,rsl,		MMU	Superviso	r FENCE	SFENCE	.VM rsl	
Arithmetic ADD	R	ADD rd,rsl,r			d,rsl,							
ADD Immediate	I	ADDI rd,rs1,i		ADDI{W D} ro								
SUBtract	R	SUB rd,rs1,r	s2	SUB{W D} re	d,rsl,	rs2						
Load Upper Imm	U	LUI rd.imm		Optiona	I Com	pres	sed (16	5-bit) Inst	ructio	n Exte	nsion: I	RVC
Add Upper Imm to PC	Ü	AUIPC rd,imm			Vame	Fmt	, , , , , ,	RVC			VI equiva	
Logical XOR	R	XOR rd,rsl,r	g 2		d Word	CL	C.LW	rd',rsl'	imm		rsl',i	
XOR Immediate	I	XORI rd,rs1,ii			Vord SP	CI	C.LWSP	rd,imm	Thun		sp,imm*	
								-			-	
OR	R	OR rd,rsl,r			Double	CL	C.LD	rd',rsl'	imm		rsl',i	
OR Immediate	I	ORI rd,rs1,i		Load Do			C.LDSP	rd,imm			sp,imm*	
AND	R	AND rd,rs1,r	s2	Loa	d Quad	CL	C.LQ	rd',rsl'	imm	LQ rd'	rsl',i	mm*16
AND Immediate	I	ANDI rd,rsl,i	mm		uad SP	CI	C.LQSP	rd,imm			sp,imm*	
Compare Set <	R	SLT rd,rs1,rs	s2	Stores Store	e Word	CS	C.SW	rs1',rs2	,imm	SW rsl	',rs2',	imm*4
Set < Immediate	I	SLTI rd,rsl,in	mm	Store V	Vord SP	CSS	C.SWSP	rs2,imm		SW rs2	,sp,imm	*4
Set < Unsigned	R	SLTU rd,rsl,rs	s2	Store	Double	CS	C.SD	rs1',rs2	,imm	SD rsl	',rs2',	imm*8
Set < Imm Unsigned	I	SLTIU rd,rs1,i	mm	Store Do	uble SP	CSS	C.SDSP	rs2,imm			,sp,imm	
Branches Branch =	SB	BEQ rsl,rs2,			e Quad	CS	c.so	rsl',rs2	imm		',rs2',	
Branch #	SB	BNE rs1,rs2,		Store Q		CSS	C.SQSP	rs2,imm	, 1111111			
Branch <	SB	BLT rs1,rs2,		Arithmetic	ADD	CR	C.ADD			ADD	rd,rd,r	
Branch >	SB				D Word	CR	C.ADDW	rd,rs				
								rd,rs			rd,rd,i	
Branch < Unsigned	SB	BLTU rs1,rs2,		ADD Imr		-	C.ADDI	rd,im			rd,rd,i	
Branch ≥ Unsigned	SB	BGEU rs1,rs2,	imm	ADD Wo		CI	C.ADDIV				rd,rd,i	
Jump & Link J&L	UJ	JAL rd,imm		ADD SP Im				6SP x0,imr		ADDI	sp,sp,i	
Jump & Link Register	UJ	JALR rd,rs1,i	mm	ADD SP I		CIW		SPN rd',ir		ADDI	rd',sp,	
Synch Synch thread	I	FENCE		Load Imr			C.LI	rd,im			rd,x0,i	mm
Synch Instr & Data	I	FENCE.I		Load Upp	er Imm	CI	C.LUI	rd,im	n	LUI	rd,imm	
System System CALL	I	SCALL			MoVe	CR	C.MV	rd,rs	L	ADD	rd,rs1,	x0
System BREAK	I	SBREAK			SUB	CR	C.SUB	rd,rs		SUB	rd,rd,r	s1
Counters ReaD CYCLE	I	RDCYCLE rd		Shifts Shift Le	eft Imm	CI	C.SLLI	rd,imr	n	SLLI	rd,rd,i	mm
ReaD CYCLE upper Half	I	RDCYCLEH rd		Branches Bra	anch=0	CB	C.BEQZ	rsl',		BEQ	rs1',x0	
ReaD TIME	Ī	RDTIME rd		Bra	anch≠0	CB	C.BNEZ	rsl',		BNE	rs1',x0	
ReaD TIME upper Half	Ť	RDTIMEH rd		Jump	Jump	CJ	C.J	imm		JAL	x0.imm	,
ReaD INSTR RETired	Ī	RDINSTRET rd		Jump R		CR	C.JR	rd,rs		JALR	x0,rs1,	n
ReaD INSTR upper Half	Ī	RDINSTRETH rd		Jump & Link		CJ	C.JAL	imm	•	JAL	ra.imm	
עבפט זויטוג uphet Hait	KDINSTRETH IG	Jump & Link F		CR								
						_	C.JALR	rsl			ra,rs1,	U
				System Env.	BREAK	CI	C.EBREA			EBREAK		
3	2-bit	Instruction For	mats	;			16	-bit (RVC)	Instruc	tion Fo	ormats	
31 30 25 24	11 8 7	6 0	CR	15 14 13 funct		9 8 7	r 6 5	4 3 2 rs2	1 0			
R funct7	rs	2 rsl f	unct3	rd	opcode	CI	funct3		d/rs1	+ ,	rs2 imm	op
I imm[11:0]	- 10		unct3	rd	opcode	css	funct3	imm r	d/rs1		rs2	op
S imm[11:5]	rs		unct3	imm[4:0]	opcode	CIW	funct3		mm		rd'	op op
SB imm[12] imm[10:5]	rs		unct3	imm[4:1] imm[11]	opcode	CL	funct3	imm	rs1'	imm	rd'	op
U mm[12] mm[10:5]	imm[3]		micro	1mm[4:1] 1mm[11]	opcode	CS	funct3	imm	rs1'	imm	rs2'	op

RISC-V Integer Base (RV32I/64I/128I), privileged, and optional compressed extension (RVC). Registers x1-x31 and the pc are 32 bits wide in RV321, 64 in RV641, and 128 in RV1281 (x0=0). RV641/1281 add 10 instructions for the wider formats. The RV1 base of <50 classic integer RISC instructions is required. Every 16-bit RVC instruction matches an existing 32-bit RVI instruction. See risc.org.

imm[31:12]

imm [19:12]

UJ imm[20]

opcode CS

opcode CB

funct3

funct3

offset




				ultiply-Divide	Instruc			
Category	Name	Fmt	RV32M (Mult			+RV{64		
Multiply	MULtiply	R	MUL	rd,rs1,rs2	MUL{W D	} r	d,rs1,rs2	
	MULtiply upper Half	R	MULH	rd,rs1,rs2				
	Ltiply Half Sign/Uns		MULHSU	rd,rs1,rs2				
	tiply upper Half Uns		MULHU	rd,rs1,rs2	DTILLIA D		4 1 2	
Divide	DIVide	R	DIV	rd,rs1,rs2	DIV{W D	} r	d,rs1,rs2	
Remainde	DIVide Unsigned REMainder	R R	DIVU REM	rd,rs1,rs2	REM{W D		d,rs1,rs2	
	REMainder Unsigned	R	REMU	rd,rs1,rs2				
				rd,rs1,rs2	REMU (W)} r	d,rs1,rs2	
Category	Name	Fmt	Al Atomic Instru RV32A (A		n: KVA	+RV{64	1201	
Load	Load Reserved	R	LR.W	rd,rs1	LR. {D Q		d,rs1	
Store	Store Conditional	R	SC.W	rd,rs1,rs2	SC. {D Q		d,rs1,rs2	
Swap	SWAP	R	AMOSWAP.W	rd,rs1,rs2	AMOSWAP		d,rs1,rs2	
Add	ADD	R	AMOADD.W	rd,rs1,rs2	AMOADD.		d,rs1,rs2	
Logical	XOR	R	AMOXOR.W	rd,rs1,rs2	AMOXOR.		d,rs1,rs2	
	AND	R	AMOAND.W	rd,rs1,rs2	AMOAND.		d,rs1,rs2	
	OR	R	AMOOR.W	rd,rs1,rs2	AMOOR. {		d,rs1,rs2	
Min/Max	MINimum	R	AMOMIN.W	rd,rs1,rs2	AMOMIN.		d,rs1,rs2	
· · · · · · · · · · · · · · · · · · ·	MAXimum	R	AMOMAX.W	rd,rs1,rs2	AMOMAX.		d,rs1,rs2	
	MINimum Unsigned	R	AMOMINU.W	rd,rs1,rs2			d,rs1,rs2	
	MAXimum Unsigned	R	AMOMAXU.W	rd,rs1,rs2			d,rs1,rs2	
			na-Point Instruc					
Category	Name	Fmt		P/SP,DP,QP FI Pt)	13. 1017	+RV{64		
Move	Move from Integer	R	FMV.{H S}.X	rd,rsl	FMV. {D		rd,rs1	
	Move to Integer	R	FMV.X.{H S}	rd,rsl	FMV.X.{I		rd,rs1	
Convert	Convert from Int	R	FCVT. {H S D Q}.V	W rd,rsl		S D Q}.		
Conve	rt from Int Unsigned	R	FCVT. {H S D Q}.V	WU rd,rsl			{L T}U rd,rs1	
	Convert to Int	R	FCVT.W. {H S D Q}	rd,rsl	FCVT.{L	T}.{H S	D Q} rd,rs1	
Con	vert to Int Unsigned	R	FCVT.WU.{H S D Q	2} rd,rsl	FCVT.{L	T}U.{H	S D Q} rd,rs1	
Load	Load	I	FL{W,D,Q}	rd,rsl,imm			RISC-V Callir	ng Convention
Store	Store	S		rs1,rs2,imm	Register	ABI Name		Description
Arithmeti	c ADD	R	FADD.{S D Q} 1	rd,rs1,rs2	x0	zero		Hard-wired zero
	SUBtract	R	FSUB. {S D Q}	rd,rs1,rs2	x1	ra	Caller	Return address
	MULtiply	R		rd,rs1,rs2	x2	sp	Callee	Stack pointer
	DIVide	R		rd,rs1,rs2	ж3	gp		Global pointer
	SQuare RooT	R		rd,rsl	x4	tp		Thread pointer
Mul-Add	Multiply-ADD	R		rd,rs1,rs2,rs3	x5-7	t0-2	Caller	Temporaries
	Multiply-SUBtract			rd,rs1,rs2,rs3	x8	s0/fp	Callee	Saved register/frame pointer
	ve Multiply-SUBtract	R	FNMSUB. {S D Q} 1		x9	s1	Callee Caller	Saved register
Sign Injec	gative Multiply-ADD ct SiGN source	R		rd,rs1,rs2,rs3	x10-11	a0-1	Caller	Function arguments/return values Function arguments
	egative SiGN source	R R	FSGNJ. $\{S D Q\}$ 1 FSGNJN. $\{S D Q\}$ 1	rd,rs1,rs2	x12-17 x18-27	a2-7 s2-11	Callee	Saved registers
"	Xor SiGN source	R		rd,rs1,rs2	x28-31	t3-t6	Caller	Temporaries
Min/Max	MINimum	R		rd,rs1,rs2	f0-7	ft0-7	Caller	FP temporaries
I-IIII, I-IUX	MAXimum	R		rd,rs1,rs2	f8-9	fs0-1	Callee	FP saved registers
Compare	Compare Float =	R		rd,rs1,rs2	f10-11	fa0-1	Caller	FP arguments/return values
	Compare Float <	R		rd,rs1,rs2	f12-17	fa2-7	Caller	FP arguments
	Compare Float ≤	R		rd,rs1,rs2	f18-27	fs2-11	Callee	FP saved registers
Categoriz	ation Classify Type	R		rd,rsl	f28-31	ft8-11	Caller	FP temporaries
Configura		R		rd	51	11	Canci	
	Read Rounding Mode	R		rd	l			
· '	Read Flags	R		rd	l			
	Swap Status Reg	R		rd,rsl	l			
S	wap Rounding Mode	R		rd,rsl	l			
	Swap Flags	R		rd,rsl	l			
Swan F	Rounding Mode Imm	I		rd,imm	l			
ap .		1 🗓			ı			

RISC-V calling convention and five optional extensions: 10 multiply-divide instructions (RV32M); 11 optional atomic instructions (RV32A); and 25 floating-point instructions each for single-, double-, and quadruple-precision (RV32F, RV32D, RV32Q). The latter add registers f0-f31, whose width matches the widest precision, and a floating-point control and status register fcsr. Each larger address adds some instructions: 4 for RVM, 11 for RVA, and 6 each for RVF/D/Q. Using regex notation, {} means set, so L{D|Q} is both LD and LQ. See risc.org. (8/21/15 revision)

rd,imm

FSFLAGSI

2. Processor Functional-Level Model



2.1. Transactions and Steps

- We can think of each instruction as a transaction
- Executing a transaction involves a sequence of steps

	add	addi	mul	lw	sw	jal	jr	bne
Fetch Instruction								
Decode Instruction								
Read Registers								
Register Arithmetic								
Read Memory								
Write Memory								
Write Registers								
Update PC								

2.2. TinyRV1 Simple Assembly Example

Static Asm Sequence	Instruction Semantics
loop: lw x1, 0(x2)	
add x3, x3, x1	
addi x2, x2, 4	
bne x1, x0, loop	

Worksheet illustrating processor functional-level model




Table illustrating processor functional-level model

PC	Dynamic Asm Sequence	ΧI	x 2	х3
	lw x1, 0(x2)			
	add x3, x3, x1			
	addi x2, x2, 4			
	bne x1, x0, loop			
	lw x1, 0(x2)			
	add x3, x3, x1			

2.3. TinyRV1 Vector-Vector Add Assembly and C Program

C code for doing element-wise vector addition.				
Equivalent TinyRV1 assembly code. Arguments are passed in $x12-x$ return value is stored to $x10$, return address is stored in $x1$, and remporaries are stored in $x5-x7$.	c17			

Note that we are ignoring the fact that our assembly code will not function correctly if n <= 0. Our assembly code would need an additional check before entering the loop to ensure that n > 0. Unless otherwise stated, we will assume in this course that array bounds are greater than zero to simplify our analysis.

jr

x1

2.4. TinyRV1 Mystery Assembly and C Program

addi loop:	x5, x0,	0	
-	x6, 0(x1	2)	
bne	x6, x14,	foo	
addi	x10, x5,	0	
jr	x1		
foo:			
addi	x12, x12,	4	
addi	x5, x5,	1	
bne	x5, x13,	loop	
	x10. x0.	4	

3. Processor/Laundry Analogy


Processor

- Instructions are "transactions" that execute on a processor
- Architecture: defines the hardware/software interface
- Microarchitecture: how hardware executes sequence of instructions

• Laundry

- Cleaning a load of laundry is a "transaction"
- Architecture: high-level specification, dirty clothes in, clean clothes out
- Microarchitecture: how laundry room actually processes multiple loads

3.1. Arch vs. µArch vs. VLSI Impl



ARM VLSI Implementation




Samsung Exynos Octa




NVIDIA Tegra 2

3.2. Processor Microarchitectural Design Patterns



Fixed Time Slot Laundry (Single-Cycle Processors)



Variable Time Slot Laundry (FSM Processors) **Pipelined Laundry** 7pm 10pm 12am 7pm 10pm 11pm Anne's Load Ben's Load Cathy's Load Dave's Load

3.3. Transaction Diagrams



W: Washing




D: Drying



F: Folding



S: Storing





Key Concepts

- Transaction latency is the time to complete a single transaction
- Execution time or total latency is the time to complete a sequence of transactions
- Throughput is the number of transactions executed per unit time

4. Analyzing Processor Performance

$$\frac{\text{Time}}{\text{Program}} = \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Avg Cycles}}{\text{Instruction}} \times \frac{\text{Time}}{\text{Cycle}}$$

- Instructions / program depends on source code, compiler, ISA
- Avg cycles / instruction (CPI) depends on ISA, microarchitecture
- Time / cycle depends upon microarchitecture and implementation

Using our first-order equation for processor performance and a functional-level model, the execution time is just the number of dynamic instructions.

Microarchitecture	CPI	Cycle Time
Single-Cycle Processor	1	long
FSM Processor	>1	short
Pipelined Processor	≈ 1	short



Students often confuse "Cycle Time" with the execution time of a sequence of transactions measured in cycles. "Cycle Time" is the clock period or the inverse of the clock frequency.

Estimating dynamic instruction count

Estimate the dynamic instruction count for the vector-vector add example assuming n is 64?

```
loop:

lw x5, 0(x13)

lw x6, 0(x14)

add x7, x5, x6

sw x7, 0(x12)

addi x13, x12, 4

addi x14, x14, 4

addi x12, x12, 4

addi x15, x15, -1

bne x15, x0, loop

jr x1
```

Estimate the dynamic instruction count for the mystery program assuming n is 64 and that we find a match on the final element.

```
x5, x0, 0
addi
loop:
lw
      x6, 0(x12)
bne x6, x14, foo
addi x10, x5, 0
jr
      x1
foo:
addi x12, x12, 4
addi x5, x5, 1
bne x5, x13, loop
addi x10, x0, -1
jr
      x1
```