EE332 Lab2: Simulation of Full Adder on Nexys 4 DDR

1st Qiu Kunyuan
EEE. Southern University of Science and Technology
Shenzhen, PRC
11913019@mail.sustech.edu.cn

I. Abstract

***Abstract*—This report focuses on the phenomenons encountered in the simulation of a simple full adder, to reveal some critical features of FPGA programming comparing to ordinary programmable devices. Among these phenomenons, jitters and the race-hazard conditions are of the most concerns.**

II. Introduction