

<https://github.com/KaiPereira/M.2-FPGA-Accelerator>

Kai Pereira

Sheet: /

File: PCB.kicad_sch

Title: M.2 FPGA Hardware Accelerator Devboard

Size: A3

Date:

Rev: v1.0


KiCad E.D.A. 9.0.6

Id: 1/11

I inverted the bus symbol, to create an edge connector symbol
 DOUBLE CHECK the transmit/receive are the right orientation!!
 Pg 150, <https://picture.iczhiku.com/resource/eetop/sHksKPigIjgRbbx.pdf>

All the NC's are SATA only features!

AC Coupling should be near the edge connector to reduce
 impedance discontinuities! 220nF for backwards compatibility!




J1
 Bus_M.2_Edge_M

Dampening for long, slow traces > {PCle_COMMAND} >

{PCle_RX}
 {PCle_TX}
 {PCle_CLK}

Transmitting (TX) FROM the FPGA TO the host
 Receiving (RX) FROM the host TO the FPGA >



Sheet: /M.2 M-Key Edge Connector/
 File: m.2-m-key.kicad_sch

Title:

Size: A4 Date:

KiCad E.D.A. 9.0.6



Rev:


Id: 2/11

[illegible]





Title:		
Size: A3	Date:	Rev:
KiCad E.D.A. 9.0.6		Id: 3/11


SEQUENCE VCC -> 1V0 -> 1V2 -> 1V8 -> 1V5







Most of the NC's are usable as I/O's too,
even if they're configurations :)





MT41J128M16JT-125:K
16 Bit data width
8 Bank machines
Normal ordering





Sheet: /Artix 7 PCIe GTP Transceivers/
File: PCIe GTP Transceivers.kicad_sch

Title:


Size: A4

Date:

KiCad E.D.A. 9.0.6

Rev:

Id: 9/11



100 Mbps, RMI Ethernet!

