



Simulate beads in LTSpice!



Sheet: /Artix 7 Power and Decoupling/
File: FPGA-power.kicad_sch

Title:



Size: A3 Date:
KiCad E.D.A. 9.0.6




Rev:
Id: 3/11

SEQUENCE VCC → 1V0 → 1V2 → 1V8 → 1V5

+VM2_3V3 is the M.2 3.3V power source
+VBUS_3V3 is the USB power source, bucked down
This circuit ensures that USB doesn't backfeed into the M.2 connector, frying the motherboard, and also prioritizes reliable M.2 connector power if both are plugged in!

Switchover is at 3.18V using PR1 voltage divider which is really optimal with 1% resistors because m.2 connector minimum voltage is 3.135V








Sheet: /Artix 7 Configurations and Flash/
File: configurations.kicad_sch

Title:


Size: A3 Date:
KiCad E.D.A. 9.0.6

Rev:
Id: 5/11

Most of the NC's are usable as I/O's too, even if they're configurations ;)



U1A
XC7A50T-FFG484




U1B
XC7A50T-FFG484


U1C
XC7A50T-FFG484

Sheet: /Artix 7 Banks/
File: banks.kicad_sch

Rev: Id: 6/11



MT41J128M16JT-125:K
16 Bit data width
8 Bank machines
Normal ordering



Sheet: /DDR3/
File: ddr3.kicad_sch

Title:

Size: A3 | Date:
KiCad E.D.A. 9.0.6

Rev: 8/11

A

A

B


B

C

C

D

D




Sheet: /Artix 7 PCIe GTP Transceivers/
 File: PCIe GTP Transceivers.kicad_sch

Title:

Size: A4 | Date:
 KiCad E.D.A. 9.0.6

Rev:
 Id: 9/11





Sheet: /HDMI/
File: hdmi.kicad_sch

Title:


Size: A4 | Date:
KiCad E.D.A. 9.0.6

Rev:
Id: 10/11

100 Mbps, RMII Ethernet!



100 ohm termination, and optional EMI shunts!



Sheet: /Ethernet/
File: ethernet.kicad_sch

Title:

Size: A3 Date:
KiCad E.D.A. 9.0.6

Rev: Id: 11/11