


3.3 CPLDs What are CPLDs? a number of PAL/PLA-like logic blocks a programmable interconnect matrix - crossbar - lile svitch Nx M cross bar switch o Each of the Ninput lines can be connected to the Montput lines simultaneously. e Building the suitches is expensive but results in prodictable timing. storage elements: FITS Ext. Xilinx Cool Runner



■ Function block & macrocell:







A Mealy seq ckt w/

Part of PLA


Simplified macrocell

Output of 2 inputs, 2 outputs, and 2 flip-flops:

J.J. Shann 3-52

Example: N-Bit Parallel Adder w/ Accumulator

■ Implement an *n*-bit parallel adder w/ an accumulator in a CPLD:



J.J. Shann 3-53

