| 2.9 Delays in Venloy | |
|--|---|
| Inertial Delay an | d Transport Delay |
| inertial delay | transport delay |
| pulse models gates and other gettion devices that do not propagate short pulses from input to output | models vining delay |
| // explicit continuous assignment wire D; assign # 5 D = A&&B // inplicit continuous assignment | // cannot be done w/ continuous assignment assign a = #10 b; (x) |
| mire #5 D = A && B; // net declaration whe #5 D; assign D = A && B; | reg a; A = #10 b; (0) |
| inter-assignment delay delay evaluation | Intra-assignment delay delay assignment |

