

3.2 SPLDs

1 Common SPLDs


- ROM
- Programmable Logic Array (PLA)
- Programmable Array Logic (PAL)
- Generic Array Logic (GAL)

2 PROM vs PAL vs PLA


① PROM:



② PAL: (many also have FFs)



③ PLA :



3 ROM


- Outputs can be accessed : LUT
- typical sizes for commercially available:
 $(2^5 \sim 2^{19})$ words \times (4 or 8) bits
- capacity of a Rom: $2^n \times m$

$\begin{cases} n : \text{input lines (addresses)} \\ m : \text{output lines (data)} \end{cases}$

- can store a truth table with
 2^n (rows) \times m (columns).

- can realize m functions of n input variables

Ex 1:




A	B	C	F ₀	F ₁	F ₂	F ₃
0	0	0	1	0	1	0
0	0	1	1	0	1	0
0	1	0	0	1	1	1
0	1	1				
1	0	0				
1	0	1				
1	1	0				
1	1	1	0	1	0	1

typical data
stored in
ROM

Ex 2:

Example: a 2-Bit Adder

- ROM implementation of a 2-bit adder:



X_1	X_0	Y_1	Y_0	S_2	S_1	S_0
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	0	0	1	0
0	0	1	1	0	1	1
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	0	0	1	1
0	1	1	1	1	0	0
1	0	0	0	0	1	0
1	0	0	1	0	1	1
1	0	1	0	1	0	0
1	0	1	1	1	0	1
1	1	0	0	0	1	1
1	1	0	1	1	0	0
1	1	1	0	1	0	1
1	1	1	1	1	1	0

3-23

Ex 3:

Example: an 8-to-3 priority encoder

- Compute the size of the ROM required to implement an 8-to-3 priority encoder:
 - The 8-to-3 priority encoder has 8 inputs and 4 outputs. \Rightarrow It needs a $2^8 \times 4$ bit ROM.

y_0	y_1	y_2	y_3	y_4	y_5	y_6	y_7	a	b	c	d
0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	1
X	1	0	0	0	0	0	0	0	0	1	1
X	X	1	0	0	0	0	0	0	1	0	1
X	X	X	1	0	0	0	0	0	1	1	1
X	X	X	X	1	0	0	0	1	0	0	1
X	X	X	X	X	1	0	0	1	0	1	1
X	X	X	X	X	X	1	0	1	1	0	1
X	X	X	X	X	X	X	1	1	1	1	1

* Priority: $y_7 > y_6 > \dots > y_0$

* d : valid-output indicator

3-24

Ex 4: A seq ckt

Implement a BCD to excess-3-code converter

<Ans.>

PS	NS		Z	
	X=0	X=1	X=0	X=1
S ₀	S ₁	S ₂	1	0
S ₁	S ₃	S ₄	1	0
S ₂	S ₄	S ₄	0	1
S ₃	S ₅	S ₅	0	1
S ₄	S ₅	S ₆	1	0
S ₅	S ₀	S ₀	0	1
S ₆	S ₀	—	1	—

Q ₃	Q ₂	Q ₁	X	Q ₃ ⁺	Q ₂ ⁺	Q ₁ ⁺	Z
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	1	1
0	0	1	1	1	0	0	0
0	1	0	0	1	0	0	0
0	1	0	1	1	0	0	1
0	1	1	0	1	0	1	0
0	1	1	1	1	0	1	1
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0
1	0	1	0	0	0	0	0
1	0	1	1	0	0	0	1
1	1	0	0	0	0	0	1
1	1	0	1	0	0	0	0
1	1	1	0	0	0	0	0
1	1	1	1	0	0	0	0


J.J. Shann 3-26

We need FFs to implement seq. ckt.

don't care's

4 Programmable Logic Arrays (PLAs)

- Decoder is replaced with a programmable AND array that realizes selected product terms of the input variables. \Rightarrow SoP



Ex 1:



Example

- Use PLA to realize the following functions:

$$F_0 = \sum m(0, 1, 4, 6) = A'B' + AC$$

$$F_1 = \sum m(2, 3, 4, 6, 7) = B + AC'$$


$$F_2 = \sum m(0, 1, 2, 6) = A'B' + BC'$$

$$F_3 = \sum m(2, 3, 5, 6, 7) = AC + B$$

\Rightarrow 5 distinct AND terms

PLA table: $3 \times 5 \times 4$

Product Term	Inputs			Outputs			
	A	B	C	F_0	F_1	F_2	F_3
$A'B'$	0	0	-	1	0	1	0
AC'	1	-	0	0	1	0	0
B	-	1	-	0	1	0	1
BC'	-	1	0	0	0	1	0
AC	1	-	1	1	0	0	1



Ex 2 :



Example

- Realize the following functions using a PLA:

$$F_1(a, b, c, d) = \sum m(2, 3, 5, 7, 8, 9, 10, 11, 13, 15)$$

$$F_2(a, b, c, d) = \sum m(2, 3, 5, 6, 7, 10, 11, 14, 15)$$

$$F_3(a, b, c, d) = \sum m(6, 7, 8, 9, 13, 14, 15)$$

$cd \backslash ab$	00	01	11	10
00				1
01		1	1	1
11	1	1	1	1
10	1			1

F_1

$cd \backslash ab$	00	01	11	10
00				
01		1		
11	1	1	1	1
10	1	1	1	1

F_2

$cd \backslash ab$	00	01	11	10
00				1
01			1	1
11		1	1	
10		1	1	

F_3

3-30

< Approach 1 > minimize each function



<Ans.> Approach 1

- Minimize each function:

$$F_1 = bd + b'c + ab'$$

$$F_2 = c + a'bd$$

$$F_3 = bc + ab'c' + abd$$

\Rightarrow 8 different product terms \Rightarrow 4x8x3 PLA

$cd \backslash ab$	00	01	11	10
00				1
01		1	1	1
11	1	1	1	1
10	1			1

F_1

$cd \backslash ab$	00	01	11	10
00				
01		1		
11	1	1	1	1
10	1	1	1	1

F_2

$cd \backslash ab$	00	01	11	10
00				1
01			1	1
11		1	1	
10		1	1	

F_3

3-31

< Approach 2 > Minimize total # of rows
in the PLA table (better)



<Ans.> Approach 2

$$\begin{aligned} F_1 &= bd + b'c + ab' \\ F_2 &= c + a'bd \\ F_3 &= bc + ab'c' + abd \end{aligned}$$

- Minimize the total # of rows in the PLA table




$$F_1 = a'bd + abd + ab'c' + b'c$$

$$F_2 = a'bd + b'c + bc$$

$$F_3 = abd + ab'c' + bc$$

$$a'bd, abd, ab'c', b'c, bc$$

\Rightarrow 5 different product terms $\Rightarrow 4 \times 5 \times 3$ PLA



3-32




$$\begin{aligned} F_1 &= a'bd + abd + ab'c' + b'c \\ F_2 &= a'bd + b'c + bc \\ F_3 &= abd + ab'c' + bc \end{aligned}$$

$$a'bd, abd, ab'c', b'c, bc$$

– Reduced PLA table:

- Each row represents a product term.

– PLA realization:




a	b	c	d	F_1	F_2	F_3
0	1	–	1	1	1	0
1	1	–	1	1	0	1
1	0	0	–	1	0	1
–	0	1	–	1	1	0
–	1	1	–	0	1	1

Ex 3 :

Example: a Sequential Circuit

- Realize the seq machine BCD to Excess-3-code converter using a PLA and three D flip-flops:



PS	NS		Z	
	X=0	X=1	X=0	X=1
S ₀	S ₁	S ₂	1	0
S ₁	S ₃	S ₄	1	0
S ₂	S ₄	S ₅	0	1
S ₃	S ₅	S ₆	0	1
S ₄	S ₆	S ₀	1	0
S ₅	S ₀	S ₀	0	1
S ₆	S ₀	—	1	—

J.J. Shann 3-34

<Ans.>

PS	NS		Z	
	X=0	X=1	X=0	X=1
S ₀	S ₁	S ₂	1	0
S ₁	S ₃	S ₄	1	0
S ₂	S ₄	S ₅	0	1
S ₃	S ₅	S ₆	0	1
S ₄	S ₆	S ₀	1	0
S ₅	S ₀	S ₀	0	1
S ₆	—	—	1	—

Q ₂ Q ₁	00	01	11	10
00	1	1	1	1
01	X	1	1	X
11	0	0	0	0
10	0	0	0	X

$$D_1 = Q_1^+ = Q_2^+$$

Q ₂ Q ₁	00	01	11	10
00	0	1	1	0
01	X	1	1	X
11	0	1	1	0
10	0	1	1	X

$$D_2 = Q_2^+ = Q_1$$

Q ₂ Q ₁	00	01	11	10
00	0	1	0	1
01	X	0	0	X
11	0	1	1	0
10	0	1	0	X

$$D_3 = Q_3^+ = Q_1Q_2Q_3 + X'Q_1Q_3^+ + XQ_1^+Q_3^+$$

Q ₂ Q ₁	00	01	11	10
00	1	1	0	0
01	X	0	1	X
11	0	0	1	1
10	1	1	0	X

$$Z = X'Q_3^+ + XQ_3$$

PLA table:

Product Term	Q ₁	Q ₂	Q ₃	X	Q ₁ ⁺	Q ₂ ⁺	Q ₃ ⁺	Z
Q ₂ '	—	0	—	—	1	0	0	0
Q ₁	1	—	—	—	0	1	0	0
Q ₁ Q ₂ Q ₃	1	1	1	—	0	0	1	0
Q ₁ Q ₃ 'X'	1	—	0	0	0	0	1	0
Q ₁ 'Q ₂ 'X	0	0	—	1	0	0	1	0
Q ₃ 'X'	—	—	0	0	0	0	0	1
Q ₃ X	—	—	1	1	0	0	0	1

J.J. Shann 3-35

5 Programmable Array Logic (PAL)

- Less expensive than PLA as only AND array is programmable.
- # (AND terms) that feeds each output OR gate is fixed and limited.
 - AND terms cannot be shared among two or more OR gates.
- Design Process
 - 1° Simplify logic equations.
 - 2° If # (AND terms) in a simplified function is too large, may be forced to choose a PAL w/ more gate inputs and less outputs.


Ex 1.

Example: a Full Adder

- Implement a full adder using PAL:

$$\text{Sum} = X'Y'C_{in} + X'YC_{in}' + XY'C_{in}' + XYC_{in}$$

$$C_{out} = XC_{in} + YC_{in} + XY$$




J.J. Shann 3-38

Ex 2.

Example

- Realize the following next-state equation:


$$Q^+ = D = A'BQ' + AB'Q$$




J.J. Shann 3-39

6 Generic Array Logic (GAL)

- flash erasable / reprogrammable PAL
 - consists of:
 - (i) PAL
 - (ii) macroblocks : contains muxes and some additional programmable logic
- tristate buffers at the output, output enable



■ Output macrocell: paths w/ $S_1 = S_0 = 0$



(a) Paths with $S_1 = S_0 = 0$