

### Cost of Programmability

- The *programmability* in an FPGA comes w/ a considerable amount of *hardware cost*.
  - In an **SRAM based FPGA**, **SRAM** is used for creating the *logic blocks*, the *programmable interconnects*, and the *programmable I/O blocks*.

6-73

### Logic Block

- Logic blocks in many modern FPGAs contains *4-variable function generators* and *MUXs*:
  - 4-variable function generators (**LUT4s**) :
    - Each takes 16 bits of SRAM: logic function is realized by loading appropriate bits into the LUT
  - MUXs:
    - may be used to select b/t various *generated functions*, to choose b/t *latched* and *unlatched outputs*, to generate functions of *more variables*.
    - One bit of SRAM is required to implement the *select input* of the 2-to-1 MUXs, and two bits of SRAM are required for select lines of the programmable 4-to-1 MUXs, ....

6-74


## Logic Block

- Logic blocks in many modern FPGAs contains *4-variable function generators* and *MUXs*:
  - 4-variable function generators (*LUT4s*) :
    - Each takes 16 bits of SRAM: logic function is realized by loading appropriate bits into the LUT
  - MUXs:
    - may be used to select b/t various *generated functions*, to choose b/t *latched* and *unlatched outputs*, to generate functions of *more variables*.
    - One bit of SRAM is required to implement the *select input* of the 2-to-1 MUXs, and two bits of SRAM are required for select lines of the programmable 4-to-1 MUXs, ....

6-74

## Example


- Microsemi Fusion FPGA:
  - each *switch* shown in the figure needs a *flash memory cell*.



6-76

- I/O blocks:

- contain several programmable points.
- **Memory bits** are used to control the *configuration*
  - to *invert outputs*,
  - to enable *tristate output*,
  - to enable the *latching of output*,
  - to control the *slew rate* of the signal,
  - to enable *pull-up resistors*, ...



\* M: memory cell

(Fig 3-39)

J.J. Shann 6-77

## Cost of Programmability

- The *flexibility* and *programmability* of the FPGA comes at a high cost:
  - SRAM cell: typically takes 6 transistors
  - Flash memory cell: consumes  $\approx 25\%$  of an SRAM cell's area
- # of *configuration bits* in example FPGAs:
  - P.371, Table 6-3

J.J. Shann 6-78



■ # of  
*configuration  
bits in  
example  
FPGAs:*

| Vendor | Device Family | Device    | No. of Configuration Bits | No. of Logic Blocks | No. of LUTs | No. of Usable I/O Pins |
|--------|---------------|-----------|---------------------------|---------------------|-------------|------------------------|
| Xilinx | Kintex 7      | 7K70T     | 23 M                      | 10,250              | 41,000      | 300                    |
|        |               | 7K40T     | 143 M                     | 74,650              | 298,600     | 400                    |
| Xilinx | Artix 7       | 7A100T    | 29 M                      | 15,850              | 63,400      | 300                    |
|        |               | 7A200T    | 74 M                      | 33,650              | 134,600     | 500                    |
| Xilinx | Virtex-6      | XC6VLX75T | 26 M                      | 11,640              | 46,560      | 360                    |
|        |               | XC6VLX760 | 177 M                     | 118,560             | 474,240     | 120                    |
| Xilinx | Virtex-5      | XC5VLX30  | 8.4 M                     | 4,800               | 19,200      | 400                    |
|        |               | XC5VLX330 | 79.7 M                    | 51,840              | 207,360     | 1200                   |
| Xilinx | Virtex-II     | XC2V40    | 0.3 M                     | 256                 | 512         | 88                     |
|        |               | XC2V8000  | 26.2 M                    | 46,592              | 93,184      | 1108                   |
| Xilinx | Spartan 3E    | XC3S100E  | 0.6 M                     | 960                 | 1,920       | 108                    |
|        |               | XC3S1600E | 6.0 M                     | 14,752              | 29,504      | 376                    |
| Xilinx | Spartan 6     | XC6SLX4   | 2.7 M                     | 600                 | 2400        | 132                    |
|        |               | XC6SLX150 | 33.9 M                    | 23,038              | 92,152      | 576                    |
| Altera | Stratix II    | EP2S15    | 4.7 M                     | 6,240               | 12,480      | 366                    |
|        |               | EP2S180   | 49.8 M                    | 71,760              | 143,520     | 1170                   |
| Altera | Stratix       | EP1S10    | 3.5 M                     | 10,570              | 10,570      | 426                    |
|        |               | EP1S80    | 23.8 M                    | 79,040              | 79,040      | 1238                   |
| Altera | Arria V       | 5AGXA1    | 71 M                      | 28,302              | 76,800      | 416                    |
|        |               | 5AGXB7    | 185.9 M                   | 190,240             | 516,096     | 704                    |
| Altera | Arria II      | EP2AGX45  | 29.6 M                    | 18,050              | 45,125      | 364                    |
|        |               | EP2AGX260 | 86.9 M                    | 102,600             | 256,500     | 612                    |
| Altera | Cyclone II    | EP2C5     | 1.3 M                     | 4,608               | 4,608       | 158                    |
|        |               | EP2C70    | 14.3 M                    | 68,416              | 68,416      | 622                    |