

Computer Architecture and Organization

INSTRUCTOR: YAN-TSUNG PENG


DEPT. OF COMPUTER SCIENCE, NCCU

Arithmetic for Computers: Basics




ALU (32-bit)





ALU control lines	Function
0000	AND
0001	OR
0010	Add
0110	Subtract
0111	Set on less than
1100	NOR

bit 31



Less=
$$\begin{cases} 0 \text{ for bits } 1-31 \\ \text{Set for bit } 0 \end{cases}$$



Arithmetic Overflow

 The condition occurs when a calculation of arithmetic operation(s) results in a result causing a given register to wrongly represents it

Operation	Operand A	Operand B	Result indicating overflow
A + B	≥0	≥ 0	< 0
A + B	< 0	< 0	≥ 0
A – B	≥ 0	< 0	< 0
A – B	< 0	≥ 0	≥ 0



Overflow

- Some languages (e.g., C) ignore overflow
 - MIPS addu, addui, subu instructions
- Other languages (e.g., Ada, Fortran) require raising an exception
 - MIPS add, addi, sub instructions
 - When an overflow occurs, invoke exception handler
 - 1. Store PC in EPC(Exception Program Counter)
 - 2. Jump to the predefined handler address
 - 3. mfc0 (move from coprocessor reg): jump back to where the overflow occurs



Coprocessor0 for Exception

coprocessor0 registers

```
# Name Register Description (*) simulated by MARS
```

```
# (*)BadVAddr $8 offending memory reference

# Count $9 current timer; incremented every 10ms

# Compare $11 interrupt when Count = Compare

# (*)Status $12 controls which interrupts are enabled

# (*)Cause $13 exception type, and pending interrupts

# (*)EPC $14 PC where exception/interrupt occured
```

Example: Exception Handler

Arithmetic Overflow

- Overflow occurs when
 - Sum of two positive numbers is negative
 - Sum of two negative numbers is positive
 - Overflow indicator correlates Cin with Cout (MSB)

Cout

- Overflow condition: Cin ≠ Cout for MSB
 - Ex: 4-bit addition $(-2^3 \sim 2^3 1)$ Cin $0101 \rightarrow 5$ $+ 0110 \rightarrow 6$ 01011Cin $1011 \rightarrow -5$ $+ 1010 \rightarrow -6$



1-bit Full Adder					
а	b	Cin	Cout	Sum	
0	0	0	0	0	
0	0	1	0	1	
0	1	0	0	1	
0	1	1	1	0	
1	0	0	0	1	
1	0	1	1	0	
1	1	0	1	0	
1	1	1	1	1	

Overflow





FIGURE B.5.10 from Computer Org. and Design, 5th





edition


Equality Test

- Support for branch equal operations
- Zero = $(Result0 + Result1 + \cdots + Result31)'$









Multiplication in MIPS

- Previously, we use sll (shift left logical) or srl (shift right logical) for multiplication
 - ex: sll \$t0, \$s0, 2 # \$t0 = \$s0 * 2^2
- Multiplication without overflow: mul \$t1, \$t2, \$t3
 - Set HI to high-order 32 bits and LO and \$t1 to low-order 32 bits of the product of \$t2 and \$t3

```
Two 32-bit registers for product
HI: most-significant 32 bits
LO: least-significant 32-bits
Instructions
mult rs, rt / multu rs, rt
64-bit product in HI/LO
mfhi rd / mflo rd
Move from HI/LO to rd
mul rd, rs, rt (when the product only takes 32 bits)
Least-significant 32 bits of product -> rd
```

Multiplication in MIPS

- mult \$t1, \$t2 # perform \$t1x\$t2
- It's a 32-bit value multiplied by another 32-bit value. The product needs to take 64 bits.
- 3-step process
 - 1. mult \$t1, \$t2
 - 2. mfhi \$s1
 - 3. mflo \$s2



Unsigned Multiplication


Example

♦ Total bits: m bits x n bits = m+n bit product


- 0 => place 0 (0 x multiplicand)
- 1 => place multiplicand (1 x multiplicand)



Unsigned Multiplier



4-bit Multiplication Hardware





- 1. If lsb of multiplier = $0 \rightarrow do$ nothing else (lsb of multiplier = $1)\rightarrow add$ multiplicand to product
- 2. Sum multiplicand and product

4-bit Multiplication Breakdown


Iteration	Step	Multiplier	Multiplicand	Product
0	Initial values	0011	0000 0010	0000 0000
1	1a: 1 ⇒ Prod = Prod + Mcand	0011	0000 0010	0000 0010
	2: Shift left Multiplicand	0011	0000 0100	0000 0010
	3: Shift right Multiplier	0001	0000 0100	0000 0010
2	1a: 1 ⇒ Prod = Prod + Mcand	0001	0000 0100	0000 0110
	2: Shift left Multiplicand	0001	0000 1000	0000 0110
	3: Shift right Multiplier	0000	0000 1000	0000 0110
3	1: 0 ⇒ No operation	0000	0000 1000	0000 0110
	2: Shift left Multiplicand	0000	0001 0000	0000 0110
	3: Shift right Multiplier	0000	0001 0000	0000 0110
4	1: 0 ⇒ No operation	0000	0001 0000	0000 0110
	2: Shift left Multiplicand	0000	0010 0000	0000 0110
	3: Shift right Multiplier	0000	0010 0000	0000 0110










Repetition=1







Repetition=1







Repetition=1







Repetition=2






Repetition=3






Some Observations

- Multiplication needs more clock cycles than Addition
- That Multiplicand has only 32 bits but takes 64 bits is a waste
- Once computed, LSB of product would not change
- LSB of Multiplier can be dropped once checked (computed)
- Shifting Product to right instead of shifting Multiplicand to left







Multiplier

Improved Design 4-bit multiplier


Lower cost with less hardware used

Step 1: 100<u>1</u>

Step 2: 100

Step 3: 1<u>0</u>


Step 4: <u>1</u>




2. LSB=0→Do nothing LSB=1→Add Multiplicand to Product

Improved Design 4-bit multiplier


Lower cost with less hardware used





Improved Design – 4-bit Multiplier





Ex:
$$0010_{two} \times 0011_{two} \equiv (2_{ten} \times 3_{ten})$$















Ex:
$$0010_{two} \times 0011_{two} \equiv (2_{ten} \times 3_{ten})$$







Ex:
$$0010_{two} \times 0011_{two} \equiv (2_{ten} \times 3_{ten})$$










Ex:
$$0010_{two} \times 0011_{two} \equiv (2_{ten} \times 3_{ten})$$









Ex:
$$0010_{two} \times 0011_{two} \equiv (2_{ten} \times 3_{ten})$$





Optimized 64-bit Multiplier



One cycle per partial-product addition (Slow)



Signed Multiplication

- What about signed multiplication?
 - Make both positive
 - Leave out sign bit, run for 31 steps
 - Complement product afterwards when needed



Signed Multiplication

- How to do signed multiplication?
 - Make both multiplier and multiplicand positive and complement the produce when done if needed
 - Multiply 2's complement numbers directly
 - sign-extend partial products
 - (if multiplier is negative) subtract at the end



Signed Multiplication

n-bit multiplier

Step 1: Sign-extend Multiplicand to n bits

Step 2: Proceed with multiplication process until sign bit

Step 3: Check sign bit of Multiplier

0 => 0 x multiplicand

1 => -1 x multiplicand

n-bit Value (2's complement)

$$s v_{n-2} v_{n-3} \dots v_0 = -s \cdot 2^{n-1} + \sum_{i=0}^{n-2} v_i \cdot 2^i$$

$$-7 = 1001$$

= $-1 \times 2^3 + 1 \times 2^0$

$$0010 \\
\times 1101 \\
+00000010 \\
+000000 \\
+000010 \\
-00010 \longrightarrow 11110 \\
11111010$$




Signed Multiplication – Booth's Algorithm

Intuition

- $3 \times 99 = 3 \times (100 1)$
- Assuming Multiplicand M is multiplied by Multiplier Q "00111110"

$$M \times 001111110 = M \times (2^5 + 2^4 + 2^3 + 2^2 + 2^1)$$



$$M \times 010000(-1)0 = M \times (2^6 - 2^1) = M \times 2^6 - M \times 2^1$$

We need

- positive M
- negative M
- Multiplier Q transformation 00111110 -> 010000(-1)0

Ref: https://en.wikipedia.org/wiki/Booth%27s_multiplication_algorithm





Booth's Algorithm

Multiplicand M, Multiplier Q, Product P

Q_i	Q_{i-1}	Action		
0	0	ARS		
1	1	ARS		
0	1	$P \leftarrow P + M$, then ARS		
1	0	$P \leftarrow P - M$, then ARS		

Arithmetic right shift (ARS)





Need it when dealing with the exception:

The multiplicand is the most negative number



Booth's Algorithm

- ■Example: $3 \times (-4) \rightarrow 0011 \times 1100$
- A 4-bit number is multiplied by a 4-bit number →

■m = 0011, -m = 1101, q=1100

- All of the numbers must have a length equal to 4+4+1=9
- Initialize M = $\sqrt[9]{0}$ $\sqrt[9]{1}$ $\sqrt[9]{0}$ $\sqrt[9]{0}$
- Then do the following actions 4 times (4-bit multiplication) $P = 0000 \ \bar{1} \ \bar{1} \ \bar{0} \ \bar{0}$
 - 1. $P = 0000 \ 1100 \ 0$. The last two bits are 00.
 - P = 0000 0110 0. Arithmetic right shift.
 - 2. P = 0000 0110 0. The last two bits are 00.
 - P = 0000 0011 0. Arithmetic right shift.
 - 3. P = 0000 0011 0. The last two bits are 10.
 - $P = 1101\ 0011\ 0.\ P \leftarrow P M.$
 - P = 1110 1001 1. Arithmetic right shift.
 - 4. P = 1110 1001 1. The last two bits are 11.
 - P = 1111 0100 1. Arithmetic right shift.

The product is 1111 0100




Booth's Algorithm - Exception

- ■When the multiplicand is the most negative number (e.g. 4-bit => -8)
- ■Add one more implicit bit to the MSB for M (signed extension)
- ■Example $-8 \times 2 \rightarrow 1000 \times 0010$
- Initialize $M = 1\ 1000\ 0000\ 0$, $-M = 0\ 1000\ 0000\ 0$ The product $P = 0\ 0000\ 0010\ 0$

The product is 1111 0000

- 1. $P = 0\,0000\,0010\,0$. The last two bits are 00. $P = 0\,0000\,0001\,0$. Arithmetic right shift.
- 2. $P = 0\ 0000\ 0001\ 0$. The last two bits are 10. $P = 0\ 1000\ 0001\ 0$. $P \leftarrow P M$. $P = 0\ 0100\ 0000\ 1$. Arithmetic right shift.
- 3. $P = 0.0100\,0000\,1$. The last two bits are 01. $P = 1\,1100\,0000\,1$. $P \leftarrow P + M$. $P = 1\,1110\,0000\,0$. Arithmetic right shift.
- 4. P = 1 1110 0000 0. The last two bits are 00. P = 1 1111 0000 0. Arithmetic right shift.







MIPS Division

Instructions

- div rs, rt / divu rs, rt
- No overflow or divide-by-0 checking
 - Software must check overflow if needed
- Use mflo, mfhi to access quotient and remainder

```
mflo $t1 #copy quotient to t1
mfhi $t2 #copy remainder to t2
```

HI/LO registers

■ HI: 32-bit remainder

LO: 32-bit quotient

Division



Divisor 1000_{ten}


1001_{ten}
1001010_{ten}
-1000
0010
0101
1010
-1000
10_{ten}


Quotient Dividend


觀察:每次補位後,和除數比較 此時的除數每補1次位就降1個數量級

Remainder


- Check devisor to see if it is 0 (error)
- If divisor ≤ dividend
 - Add 1 bit in quotient, subtract divisor from dividend
- ♦ Else
 - Add 0 bit in quotient, bring down the next dividend bit











































4-bit Division Hardware 4th iteration
















Start **32-bit Division** 1. Subtract the Divisor register from the Remainder register and place the result in the Remainder register Remainder ≥ 0 Remainder < 0 Test Remainder Divisor Shift right |-32-bit Divisor 2a. Shift the Quotient register to the left, 2b. Restore the original value by adding setting the new rightmost bit to 1 the Divisor register to the Remainder 64 bits register and placing the sum in the Remainder register. Also shift the Quotient register to the left, setting the new least significant bit to 0 Quot 64-bit ALU 32 t 3. Shift the Divisor register right 1 bit 32-bit Dividend Remainder Control No: < 5 repetitions Write test repetition? 64 bits Yes: 5repetitions Done





Remainder ≥ 0

2a. Shift the Quotient register to the left,

setting the new rightmost bit to 1

Start

1. Subtract the Divisor register from the

Remainder register and place the

result in the Remainder register

Test Remainder

Done

Remainder < 0

2b. Restore the original value by adding

the Divisor register to the Remainder

register and placing the sum in the



Iteration	Step	Quotient	Divisor	Remainder
0	Initial values	0000	0010 0000	0000 0111
	1: Rem = Rem - Div	0000	0010 0000	1110 0111
1	2b: Rem $< 0 \Rightarrow +Div$, sll Q, Q0 = 0	0000	0010 0000	0000 0111
	3: Shift Div right	0000	0001 0000	0000 0111
	1: Rem = Rem - Div	0000	0001 0000	1111 0111
2	2b: Rem $< 0 \implies$ +Div, sll Q, Q0 = 0	0000	0001 0000	0000 0111
	3: Shift Div right	0000	0000 1000	0000 0111
	1: Rem = Rem - Div	0000	0000 1000	①111 1111
3	2b: Rem $< 0 \implies +Div$, sll Q, Q0 = 0	0000	0000 1000	0000 0111
	3: Shift Div right	0000	0000 0100	0000 0111
	1: Rem = Rem - Div	0000	0000 0100	0000 0011
4	2a: Rem $\geq 0 \implies$ sll Q, Q0 = 1	0001	0000 0100	0000 0011
	3: Shift Div right	0001	0000 0010	0000 0011
	1: Rem = Rem - Div	0001	0000 0010	0000 0001
5	2a: Rem $\geq 0 \implies$ sll Q, Q0 = 1	0011	0000 0010	0000 0001
	3: Shift Div right	0011	0000 0001	0000 0001



Signed Division

- Dividend (Dd) = Quotient (Q) × Divisor (Dv) + Reminder (R)
- The sign of the dividend (Dd) must be the same as that of the reminder (R)
- If the sign of the dividend is not the same as that of the divisor, the quotient (Q) must be negative
- Assuming all are positive, and change the signs in the end

Dd	Q	Dv	R
+	+	+	+
+	_	_	+
_	+	_	_
_	_	+	_