
AHDL (Chapters 6 & 7)



Using TTL Library Functions with HDL



- MSI chips such as adders and ALU ICs are the building blocks of digital systems.
- How to use these components in HDL? → macrofunction
- A macrofunction is a self-contained description of a logic circuit with all its inputs, outputs and operational characteristics defined.
- Good documentation on the macrofunction is critical.





 Example: 74382 (p. 343) 4-bit ALU with 8 different operations.


```
FUNCTION 74382(s[2..0], a[3..0],b[3..0],cin))
RETURNS (ovr, cn4, f[3..0])
```

AHDL Macrofunctions

- Comments/documentation first
- Then Function prototype
- Then constant and global definitions
- INCLUDE derivative is allowed.
- Includes files with extension: .inc

Graphic Description of an 8-bit ALU






AHDL definition of an 8-bit ALU



```
8-bit ALU cascaded 74382 ALU in AHDL
 2
            Digital Systems 9th ed
 3
            MAY 22, 2002
      FUNCTION 74382 (s[2..0], a[3..0], b[3..0], cin)
 4
 5
      RETURNS (ovr, cn4, f[3..0]);
 6
 7
      SUBDESIGN fig6 21
 8
9
             caryin
                               : INPUT;
10
             mode[2..0]
                                                    -- add/subtract controls
                               : INPUT;
11
            bin[7..0]
                               : INPUT;
12
             ain[7..0]
                               : INPUT;
13
             sumout[7..0]
                               :OUTPUT;
14
             caryout
                               :OUTPUT;
15
             ovrflo
                               :OUTPUT;
16
17
      VARIABLE
18
             z1
                  :74382;
19
             z2
                   :74382;
20
       BEGIN
2.1
             z1.s[] = mode[];
                                      -- both ALUs in same mode
                                      -- low nibble A
22
             z1.a[] = ain[3..0];
23
             z1.b[] = bin[3..0];
                                      -- low nibble B
2.4
             z1.cin = caryin;
25
             z2.s[] = mode[];
                                      -- both ALUs in same mode
            z2.a[] = ain[7..4];
                                     -- high nibble A
26
                                      -- high nibble B
27
             z2.b[] = bin[7..4];
                                      -- low Cout to high Cin
28
             z2.cin = z1.cn4:
29
                                    -- 9th bit out
30
            caryout = z2.cn4;
31
             sumout[3..0] = z1.f[]; -- low nibble result
             sumout[7..4] = z2.f[]; -- high nibble result
32
33
             ovrflo = z2.ovr;
34
```

Logic Operation on Bit Arrays



```
SUBDESIGN bitwise_and
( d[3..0], g[3..0] : INPUT;
    xx[3..0] : OUTPUT;)

BEGIN
    xx[]= d[] & g[];
END; -- Note: x is a reserved identifier in
    AHDL, use xx
```

HDL Adders

 C_3


FA

Bit 2

FΑ

Bit 3

C_{out} ~



AUGEND	A_3	A_2	A_1	A_0	Α	
ADDEND	B_3	B_2	B ₁	B_0	В	Generate sum
CARRYin	C_3	C_2	C_1	C_0	Cin	$S = A \oplus [B \oplus Cin]$
SUM	S ₃	S ₂	S ₁	S ₀	S	
AUGEND	A_3	A_2	A ₁	A_0	А	Generate carry bits
ADDEND	B_3	B_2	B_1	B_0	В	Cout = A•B + A•Cin + B•Cin
CARRYin	C_3	C_2	C_1	C_0	Cin	
CARRYout	C ₄	C ₃	C ₂	C ₁	Cout	
	B_3		B_2		B ₁	Bo

 C_2

FΑ


Bit 1

 C_1

FA


Bit 0

 C_{in}



Block Symbol





```
SUBDESIGN fig6 25
     cin :INPUT; -- carry in
     a[3..0] :INPUT; -- augend
    b[3..0] :INPUT; -- addend
     s[3..0] :OUTPUT; -- sum
     cout :OUTPUT; -- carry OUT
VARIABLE
     c[4..0] :NODE; -- carry array is 5 bits long!
BEGIN
     c[0] = cin;
     s[] = a[] $ b[] $ c[3..0]; -- generate sum
     c[4..1] = (a[] \& b[]) # (a[] \& c[3..0]) # (b[] & c[3..0]);
     cout = c[4];
                         -- carry out
END;
```

N-bit Adder/Subtractor



```
CONSTANT number_of_bits = 8;
                                             -- set total number of bits
1
     CONSTANT n = number of bits - 1;
                                             -- n is highest bit index
     SUBDESIGN fig6_27
        add
                  :INPUT; -- add control
        sub :INPUT; -- subtract control and LSB Carry in
        a[n..0] :INPUT;
                             -- Augend bits
       bin[n..0] :INPUT;
                            -- Addend bits
       s[n..0] :OUTPUT; -- Sum bits
10
        caryout :OUTPUT; -- MSB carry OUT
11
12
13
     VARIABLE
14
        c[n+1..0]
                  :NODE; -- intermediate carry vector
        b[n..0] :NODE; -- intermediate operand vector
15
16
     BEGIN
        b[] = bin[] & add # NOT bin[] & sub;
17
                             --Read the carry in to group variable
18
        c[0] = sub;
        s[] = a[] $ b[] $ c[n..0]; --Generate the sums
19
20
        c[n+1..1] = (a[] \& b[]) # (a[] \& c[n..0]) # (b[] & c[n..0]);
2.1
       caryout = c[n+1]; -- output the carry of the MSB.
22
     END;
```

Library of Parameterized Modules



- Megafunctions: include a library of parameterized modules (LPMs)
- Offers a generic solution for the various types of logic circuits that are useful in digital systems.
- Parameterized means that when you instantiate a function from the library, you are specify some parameters that define certain attributes for the circuit.
- Example: LPM_ADD_SUB megafunction has a parameter LPM_WIDTH.





```
1
      INCLUDE "LPM ADD SUB.INC";
      SUBDESIGN fig6_31
 4
 5
            a[7..0], b[7..0], caryin, functn
                                               :INPUT;
 6
            s[7..0], caryout, ovr
                                               :OUTPUT;
      VARTABLE
 9
            eightbit :LPM ADD SUB WITH (LPM WIDTH = 8);
10
11
      BEGIN
12
            eightbit.dataa[] = a[];
13
            eightbit.datab[] = b[];
14
            eightbit.cin = caryin;
15
            eightbit.add_sub = functn;
16
            s[] = eightbit.result[];
17
            caryout = eightbit.cout;
18
            ovr = eightbit.overflow;
19
      END;
```

Basic Counters in HDL



- Counters are constructed with FFs.
- In Chapter 5, we describe the FFs using AHDL.
- Becomes too tedious if we have to use multiple FFs.
- Describe circuits with a higher-level of abstraction.
- Will consider synchronous counters only.

Synchronous Counter Design with D FF



- Easier than using J-K FFs.
- The NEXT state of the D FF is the same as its PRESENT D input values.
- Example: Table 7-7

State Transition Description Methods



List the PRESENT state/NEXT state table.

AHDL MOD-5 Counter



```
1
     SUBDESIGN fig7 40
         clock : INPUT;
 3
          q[2..0] :OUTPUT;
 4
 5
 6
     VARIABLE
          count[2..0] :DFF; --create a 3-bit register
 8
     BEGIN
          count[].clk = clock; --connect all clocks in parallel
 9
10
              CASE count[] IS
11
12
                     Present Next
13
                      WHEN 0 \Rightarrow count[].d = 1;
14
15
                      WHEN 1 => count[].d = 2;
16
                      WHEN 2 \Rightarrow count[].d = 3;
                      WHEN 3 => count[].d = 4;
17
                      WHEN 4 => count[].d = 0;
18
19
                      WHEN OTHERS => count [].d = 0;
20
                END CASE;
           q[] = count[]; -- assign register to output pins
21
22
     END;
```

Another Version of MOD-5 Counter



```
1
     SUBDESIGN fig7 41
       clock : INPUT;
 3
        q[2..0] :OUTPUT;
     VARTABLE
       q[2..0] :DFF; -- create a 3-bit register
 8
     BEGIN
 9
       q[].clk = clock; -- connect all clocks in parallel
10
       TABLE
          q[].q => q[].d;
11
12
          0 => 1;
13
          1 => 2;
         2 => 3;
14
15
          3 =>
                   4;
16
          4 =>
                   0;
          5 =>
17
                   0;
          6 =>
18
                   0;
19
                   0;
            =>
20
       END TABLE;
21
     END;
```

Behavioral Description



- The behavioral level of abstraction is a way to describe circuit by describing its behavior in terms very similar to the way you might describe its operation in English.
- Deals more with the cause-and-effect relationship than with the path of data flow or wiring details.

Behavioral Description of a Counter

1

9

10

11

12 13

14

15 16



```
SUBDESIGN fig7 44
  clock : INPUT;
  q[2..0] :OUTPUT; -- declare 3-bit array of output bits
VARIABLE
  count[2..0] :DFF; -- declare a register of D flip flops.
BEGIN
  count[].clk = clock; -- connect all clocks to synchronous source
  IF count[].q < 4 THEN -- note; count[] is the same as count[].q
     count[].d = count[].q + 1; -- increment current value by one
  ELSE count[].d = 0; -- recycle to zero: force unused states to 0
  END IF;
  q[] = count[]; -- transfer register contents to outputs
END;
```

AHDL Full-Featured Counter

1

6

10

11

12

13 14

15

16

17

18 19

20

21

22



```
SUBDESIGN fig7 46
       clock, clear, load, cntenabl, down, din[3..0] :INPUT;
       q[3..0], term ct :OUTPUT; -- declare 4-bit array of output bits
    VARIABLE
       count[3..0] :DFF; -- declare a register of D flip flops
9
    BEGIN
       count[].clk = clock; -- connect all clocks to synch source
       count[].clrn=!clear; -- connect for asynch active HIGH clear
       IF load THEN count[].d = din[]; -- synchronous load
          ELSIF !cntenabl THEN count[].d = count[].q; -- hold count
          ELSIF !down THEN count[].d = count[].q + 1; -- increment
          ELSIF count [].d = count [].q - 1; -- decrement
       END IF;
       IF ((count[] == 0) & down # (count[] == 15) & !down) & cntenabl
       THEN term ct = VCC; -- synchronous cascade output signal
       ELSE term ct = GND;
       END IF;
       q[] = count[]; -- transfer register contents to outputs
    END;
```

LPM Counters

```
INCLUDE "1pm counter.inc";
 1
 2
 3
      SUBDESIGN fig7 48
         clk, load, enable, clear, updn : INPUT;
 5
         d[6..0]]
                                             : INPUT;
         q[6..0], tc
                                             :OUTPUT;
 8
 9
      VARIABLE
         counter
                         :LPM COUNTER WITH
10
11
                         (LPM WIDTH=7, LPM MODULUS="100");
12
      BEGIN
13
         counter.clock = clk;
14
         counter.cnt en = enable;
15
         counter.sload = load;
         counter.aclr = !clear;
16
17
         counter.updown = updn;
         counter.data[] = d[];
18
19
         q[] = counter.q[];
20
         tc = counter.cout & enable;
21
      END;
```



State Machines

```
SUBDESIGN fig7 50
      ( clock, start, full, timesup, dry
                                               : INPUT;
         water valve, ag mode, sp mode
                                               :OUTPUT;
 4
 5
      VARIABLE
      cycle: MACHINE
 6
               WITH STATES (idle, fill, agitate, spin);
 7
 8
      BEGIN
      cycle.clk = clock;
 9
10
         CASE cycle IS
11
            WHEN idle => IF start THEN cycle = fill;
12
                                  cycle = idle;
13
                         ELSE
14
                         END IF:
            WHEN fill => IF full THEN cycle = agitate;
15
                                  cycle = fill;
16
                         ELSE
17
                         END IF;
            WHEN agitate=> IF timesup THEN cycle = spin;
18
19
                         ELSE
                                  cycle = agitate;
20
                         END IF;
            WHEN spin => IF dry THEN cycle = idle;
21
22
                                  cycle = spin;
                         ELSE
23
                         END IF;
            WHEN OTHERS => cycle = idle;
24
25
         END CASE;
26
27
         TABLE
                     => water valve,
            cycle
28
                                         ag mode, sp mode;
            idle
                      => gnd,
29
                                          and,
                                                   and;
30
            fill
                                          gnd,
                                                   gnd;
                      => VCC,
            agitate
31
                     => gnd,
                                          VCC,
                                                   gnd;
            spin
                      => qnd,
32
                                          and,
                                                   VCC;
         END TABLE;
33
      END;
34
```




AHDL Registers


```
1
     INCLUDE "1pm shiftreg.inc";
     SUBDESIGN fig7 66
4
        clock : INPUT;
        din[3..0] :INPUT;
6
        ld/sh :INPUT;
8
        ser out :OUTPUT;
9
10
     VARIABLE
        shiftreg :LPM SHIFTREG WITH
11
12
                    (LPM WIDTH = 4);
13
     BEGIN
14
        shiftreg.clock = clock;
        shiftreg.data[] = din[];
15
        shiftreg.load = ld/sh;
16
17
        shiftreq.shiftin
                        = GND;
                         = shiftreg.shiftout;
18
        ser out
19
     END;
```

Data Transfers on Shift Registers











(b) Shift right







(d) Hold data

AHDL Bidirectional Shift Register



```
SUBDESIGN fig7 69
 1
        clock : INPUT;
        din[3..0] :INPUT; -- parallel data in
      ser in : INPUT; -- serial data in from Left or Right
        model[1..0]: INPUT; -- MODE Select: 0=hold, 1=right, 2=left, 3=load
        q[3..0] :OUTPUT;
 7
 8
 9
     VARIABLE
10
        ff[3..0]:DFF; -- define register set
11
    BEGIN
12
       ff[].clk = clock; -- synchronous clock
      CASE mode[] IS
13
           WHEN 0 \Rightarrow ff[].d \Rightarrow ff[].q; -- hold shift
14
15
           WHEN 1 => ff[2..0].d = ff[3..1].q; -- shift right
                     ff[3].d = ser in; -- new data from left
16
         WHEN 2 => ff[3..1].d = ff[2..0].q; -- shift left
17
18
                   ff[0].d = ser in; -- new data bit from right
           WHEN 3 => ff[].d = din[]; -- parallel load
19
20
       END CASE;
21
        q[] = ff[];
                              -- update outputs
22
     END;
```






```
SUBDESIGN fig7 71
       clk :INPUT;
      q[3..0] :OUTPUT;
5
6
     VARIABLE
      ff[3..0] :DFF;
8
       ser in :NODE;
9
     BEGIN
     ff[].clk = clk;
10
     IF ff[3..1] == B"000" THEN ser in = VCC; -- self start
11
12
     ELSE ser in = GND;
13
     END IF;
    ff[3..0].d = (ser in, ff[3..1].q); -- shift right
14
     q[] = ff[];
15
16
     END;
```


AHDL Nonretriggerable One-Shot




```
SUBDESIGN fig7 73
 1
 3
        clock, trigger, reset : INPUT;
        delay[3..0]
                            : INPUT;
 5
         q
                                 : OUTPUT;
      VARIABLE
         count [3..0] : DFF;
 9
      BEGIN
         count[].clk = clock;
10
11
         count[].clrn = reset;
12
         IF trigger & count[].g == b"0000" THEN
13
               count[].d = delay[];
14
        ELSIF count [].q == B"0000" THEN count [].d = B"0000";
15
        ELSE count[].d = count[].q - 1;
16
        END IF;
17
         g = count[].g != B"0000"; -- make output pulse
18
      END;
```


Simulation





Detecting Edges





AHDL Retriggerable, Edge-Triggered One-Shot



```
SUBDESIGN fig7 77
 1
         clock, trigger, reset : INPUT;
 3
         delay[3..0]
                      : INPUT;
 4
                                : OUTPUT;
         q
 6
 7
      VARIABLE
                  count [3..0] : DFF;
 8
                  trig was : DFF;
 9
10
      BEGIN
11
         count[].clk = clock;
12
        count[].clrn = reset;
13
         trig was.clk = clock;
14
         trig was.d = trigger;
15
16
         IF trigger & !trig was.q THEN
17
               count[].d = delay[];
         ELSIF count[].q == B"0000" THEN count[].d = B"0000";
18
         ELSE count [].d = count [].q - 1;
19
20
         END IF;
         q = count[].q != B"0000";
21
22
      END;
```