

# Computer Architecture and Organization

INSTRUCTOR: YAN-TSUNG PENG

DEPT. OF COMPUTER SCIENCE, NCCU


# Chapter 1 – Computer Abstractions and Technology

- Moore's Law Moore's perception
  - Named after Gordon Moore, the co-founder of Intel.
  - For every two years, the number of transistors on a microchip doubles, while the cost of computers reduces by half.
    - 2X transistors/chip every 1.5~2 years
  - In the semiconductor industry, Moore's law has served as a prediction that guide hardware and software development and long-term planning.

#### Moore's Law: The number of transistors on microchips doubles every two years Our World

Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important for other aspects of technological progress in computing – such as processing speed or the price of comput





Data source: Wikipedia (wikipedia.org/wiki/Transistor\_count)

OurWorldinData.org - Research and data to make progress against the world's largest problems.

Licensed under CC-BY by the auth



# Channel Length/Feature Size


 Latest news pointed out that TSMC has made a breakthrough in developing their 2nm or even 1nm process.

$$1\mu m = 10^{-6}m$$
$$1nm = 10^{-9}m$$

Hair: 100  $\mu m$ 

Blood cell: 7  $\mu m$ 

Virus: ~0.1 *μm* 



**NMOS** 



## Eight Great Ideas

- Design for Moore's Law
- Use abstraction to simplify design
- •Make the common case fast
- ■Performance via parallelism
- ■Performance via pipelining
- Performance via prediction
- Hierarchy of memories
- Dependability via redundancy

















Figure is from "Computer Organization and Design MIPS Edition: The Hardware/Software Interface (The Morgan Kaufmann Series in Computer Architecture and Design)" 5th Edition by David A. Patterson (Author), John L. Hennessy



# Below Your Program

### Applications


- "If I have seen further it is by standing on the shoulders of Giants." by Isaac Newton in 1675
- Written in high-level languages, Abstraction

### System Software

- Compiler, operating system
- Managing I/O, memory/storage
- Scheduling tasks and resources

#### Hardware


CPU, memory, I/O controllers, storage, etc.



# SATIONAL CHENGCHI UNIVERSITY


# Levels of Programming Languages

- High-level language
  - Closer to what human can perceive
  - Productivity and portability
- Assembly language
  - In between hardware and software
  - Dealing with registers and addresses
- Hardware representation
  - Binary code





## Under the Covers




#### I/O devices:

- Display
- Keyboard
- Mouse
- HD, flash
- Network devices



## Technology Trends

### For Memory



■For Processors

Year	Technology	Relative performance/cost
1951	Vacuum tube	1
1965	Transistor	35
1975	Integrated circuit (IC)	900
1995	Very large scale IC (VLSI)	2,400,000
2013	Ultra large scale IC	250,000,000,000



## Output Devices

#### Liquid Crystal Display (LCD)

- Non-emissive light produced behind the screen
- Backlight provided for the entire screen even when it's presenting black.
- May have "MURA" effect (clouding) due to uneven brightness levels.


#### ■Plasma Display Panel (PDP)

- Emissive turn electrical energy into light
- Each pixel is controlled by three cells with the primary colors of light.
- Almost died out due to lower-cost LCDs and higher-contrast OLEDs.


### Organic Light-Emitting Diodes (OLED)

- Emissive
- Fast response time
- No backlighting light produced on individual pixels so as to control color, brightness, black levels, etc.
- Power-efficient and vivid color

### MURA effect



#### **Pixels**





## Input Devices

- Optical mouse
  - Using light-emitting diodes (LEDs) to detect motions.
  - Using an optoelectronic sensor to take images for detecting motions
- Keyboard
- Touch screen
  - I/O device
  - LCD or OLED
  - Resistive/Capacitive
  - Smartphones often use capacitive sensing



A Microsoft wireless optical mouse (from wiki)




### Abstraction

- Abstraction can help make complex things simpler by
  - Breaking down things into different levels of hierarchy to hide lower-level detail
- Instruction set architecture (ISA)
  - The hardware/software interface
  - The ISA plus system software interface



## Von Neumann Architecture

■First published by John von Neumann in 1945





### Von Neumann Architecture

- Stored-program Computer Concept
  - Instructions and data are both stored in the memory
  - ALU processes binary data
- Central Processing Unit (CPU)
  - Executing instructions
  - Containing ALU, CU, and Registers
- Arithmetic Logic Unit (ALU)
  - Arithmetic (add, subtract etc) and logic (AND, OR, NOT etc) operations
- Control Unit (CU)
  - Controls the operation of the ALU, memory and input/output devices based on instructions read
- Von Neumann Bottleneck
  - The overall computer performance is limited to the rate of data transfer allowed by the bottleneck



### How to Define Performance

### Different aspects of performance of an airplane

Airplane	Passenger Capacity	Cruising Range (miles)	Cruising Speed (m.p.h.)
Boeing 777	375	4630	610
Boeing 747	470	4150	610
BAC/Sud Concorde	132	4000	1350
Douglas DC-8-50	146	8720	544










Boeing 777 Boeing 747


Concorde


Douglas DC-8-50




## Performance Definition











## Computer Performance

- •Response Time (execution time)
  - The total time required for the computer to complete a task
- Throughput (bandwidth)
  - The total amount of work done in a given time. (work/time)
- Example


How are response time and throughput affected by

- Replacing the processor with a faster version?
- Adding more processors?



# Response Time and Throughput

Decreasing response time almost always improves throughput.



Replacing the processor with a faster version

Response time Throughput

both will be affected !!!

Adding more processors

Throughput



# Measuring Performance (Execution Time)

- ■Program execution time is measured in **seconds** per program.
- ■The total time to complete a task: wall clock time, response time, or elapsed time
  - Including disk accesses, memory accesses, input/output activities, operating system overhead, and so on

### **•CPU execution time** (CPU time)

- Time spent for doing a given task by CPU
- Not including I/O or running other programs

### User CPU time

The CPU time spent in a program itself

#### System CPU time

The CPU time spent in the operating system performing tasks for a program

Elapsed time (system performance)





## Performance

- Mainly focusing on response time for now
- ■Relative Performance


Performance = 
$$\frac{1}{\text{Execution Time}}$$

X is **N** times faster than Y -> 
$$\frac{\text{Execution Time of Y}}{\text{Execution Time of X}} = \frac{\text{Performance of X}}{\text{Performance of Y}} = \Lambda$$



## CPU Clock Cycles

Using a constant-rate clock to trigger operations of computers



- Clock period: length of a complete clock cycle
  - e.g.,  $250ps = 0.25ns = 250 \times 10^{-12}s$  (ps: picoseconds)
- Clock frequency (rate): cycles per second
  - e.g., 4.0GHz = 4000MHz =  $4.0 \times 10^9$ Hz

$$Clock rate = \frac{1}{Clock Period}$$



## **CPU Performance**

■CPU execution time (CPU time)

```
CPU Time = CPU Clock Cycles \times Clock Cycle Time
= \frac{CPU Clock Cycles}{Clock Rate}
```

= CPU Clock Cycles  $\times$  Clock Period

So, reducing number of clock cycles or increasing clock rate would boost performance.



# CPU Time Example

- ■Computer A: 2GHz clock rate, A program runs 10s CPU time on it
- One would like to designing Computer B to run the program for 6s CPU time
  - This design will require 1.2 times as many clock cycles as A
  - Target clock rate for B?
- Clock rate: cycles per second

$$\begin{aligned} \text{Clock Rate}_{\text{B}} &= \frac{\text{Clock Cycles}_{\text{B}}}{\text{CPU Time}_{\text{B}}} = \frac{1.2 \times \text{Clock Cycles}_{\text{A}}}{6\text{s}} \\ \text{Clock Cycles}_{\text{A}} &= \text{CPU Time}_{\text{A}} \times \text{Clock Rate}_{\text{A}} \\ &= 10\text{s} \times 2\text{GHz} = 20 \times 10^9 \\ \text{Clock Rate}_{\text{B}} &= \frac{1.2 \times 20 \times 10^9}{6\text{s}} = \frac{24 \times 10^9}{6\text{s}} = 4\text{GHz} \end{aligned}$$



## Instruction Performance

- Instruction counts a program needs
- A program -> Compiler -> Instructions -> CPU to run
- CPU execution time depends upon how many instructions a program needs
- Clock cycles per instruction (CPI)
  - Average number of clock cycles each instruction takes to execute for a program
     Clock rate: cycles per second
  - Determined by CPU hardware
  - Different instructions may take different amounts of time

Clock Cycles = Instruction Count \* Cycles per Instructions (CPI)

CPU Time = Instruction Count \* CPI \* Clock Cycle Time

= Instruction Count \* CPI

Clock Rate



## CPI Example

- Assume we have two implementations of the same instruction set architecture
- ■Computer A: Cycle Time = 250ps, CPI = 2.0 for some program P
- ■Computer B: Cycle Time = 500ps, CPI = 1.2 for P
- ■Which is **faster**, and by how much? (CPU Time)

Assuming the Instruction Count P needs = I

$$\begin{aligned} \text{CPU Time}_{A} &= \text{Instruction Count} \times \text{CPI}_{A} \times \text{Cycle Time}_{A} \\ &= I \times 2.0 \times 250 \text{ps} = I \times 500 \text{ps} \\ \text{CPU Time}_{B} &= \text{Instruction Count} \times \text{CPI}_{B} \times \text{Cycle Time}_{B} \\ &= I \times 1.2 \times 500 \text{ps} = I \times 600 \text{ps} \\ \hline \frac{\text{CPU Time}_{B}}{\text{CPU Time}_{A}} &= \frac{I \times 600 \text{ps}}{I \times 500 \text{ps}} = 1.2 \end{aligned}$$



## Multiple Instruction Classes

If different instruction classes take different numbers of cycles

$$\operatorname{Clock} \operatorname{cycles} = \sum_{k=1}^{n} \operatorname{CPI}_{k} \times \operatorname{Instruction} \operatorname{Count}_{k}$$

$$\begin{aligned} & \bullet \text{CPI} = \frac{\text{Clock cycles}}{\text{Instruction}} = \frac{\sum_{k=1}^{n} \text{CPI}_{k} \times \text{Instruction Count}_{k}}{\sum_{j=1}^{n} \text{Instruction Count}_{j}} \\ &= \sum_{k=1}^{n} \text{CPI}_{k} \times \frac{\text{Instruction Count}_{k}}{\sum_{j=1}^{n} \text{Instruction Count}_{j}} \end{aligned}$$

Relative frequency



# Another Example of CPI

If you were to design a compiler based on the following information

	CPI for each instruction class		
	A	В	C
CPI	1	2	3

Class	Instruction Counts		
Class	Α	В	С
Sequence 1	2	1	2
Sequence 2	4	1	1

- Which code sequence executes more instructions?
- Which one is faster?
- What is the CPI for each sequence?

Sequence 1: IC = 5

Clock Cycles
$$= 2\times1 + 1\times2 + 2\times3$$

$$= 10$$

• 
$$CPI = 10/5 = 2.0$$

Sequence 2: IC = 6

$$CPI = 9/6 = 1.5$$



## Summary

$$\mathsf{CPU\ Time} = \frac{\mathsf{Seconds}}{\mathsf{Program}} = \frac{\mathsf{Instruction\ Count}}{\mathsf{Program}} \times \frac{\mathsf{Clock\ Cycle}}{\mathsf{Instruction\ Count}} \times \frac{\mathsf{Seconds}}{\mathsf{Clock\ Cycle}}$$

- Computer performance depends on
  - Algorithm: affects instruction counts, CPI (diff implementation)
  - Programming language: affects instruction counts, CPI (diff instruction)
  - Compiler: affects instruction counts, CPI
  - Instruction set architecture: affects instruction counts, CPI, (Clock Rate, single-clock instruction)
  - Computer organization: CPI (carry ripple adder vs look-ahead adder), clock rate
  - Technology: clock rate



## **CPU Performance**

■Computer performance depends on

a strong transfer and transfer			
HW/SW Factors	Impact on	How	
Algorithm	ICs, CPI	It determines high-level ICs, and thus low-level ICs. It may opt for instructions that take more clocks.	
Programming Language	ICs, CPI	For the same purpose, different languages affect translated ICs. Java/C++ support data abstraction, which need indirect calls that take more clocks.	
Compiler	ICs, CPI	It directly affects translated ICs and CPI due to different compiling strategies it may take.	
ISA	ICs, CPI, Clock Rate	It determines what instructions a function needs and how many clocks it takes. For a single-clock processor, a complex instruction decides a critical path, thus clock period.	
Computer Organization	CPI, Clock Rate	Hardware design affect the clock rate and how many clocks it takes to execute an instruction.	
Technology	Clock Rate	It affects how a CPU is designed.	



### Amdahl's Law

■The maximum possible improvement obtained by improving a particular part of a system

$$Overall Speedup = \frac{Total time required}{\frac{Time accounts for the part}{Speedup factor} + Time for the other parts}$$

- ■Example: Runs a program for 100s where "divide" accounts for 80s
  - The maximum possible improvement based on optimizing "divide"

Overall speedup = 
$$\frac{100}{\frac{80}{p} + 20}$$

make the common case fast

# Millions of Instructions Per Second (MIPS)

$$\begin{split} \text{MIPS} = & \frac{Instruction \, count}{Execution \, time \times 10^6} \\ = & \frac{Instruction \, count}{\frac{Instruction \, count \times CPI}{Clock \, rate}} = \frac{Clock \, rate}{CPI \times 10^6} \end{split}$$

- Problems of using MIPS to measure computer performance
  - Not considering ISA among computers
  - Not considering differences in complexity between instructions

CPU Time: IC, CPI, Clock Rate

MIPS: CPI, Clock Rate

$$CPU Time = \frac{Seconds}{Program} = \frac{Instruction Count}{Program} \times \frac{Clock Cycle}{Instruction Count} \times \frac{Seconds}{Clock Cycle}$$



# Example of MIPS

Measurement	Computer A	Computer B
Instruction count	10 billion	8 billion
Clock rate	4 GHz	4 GHz
CPI	1.0	1.1

- a. Which computer has the higher MIPS rating?
- b. Which computer is faster?

$$\begin{split} \text{MIPS} = & \frac{\text{Instruction count}}{\text{Execution time} \times 10^6} \\ = & \frac{\text{Instruction count}}{\frac{\text{Instruction count} \times \text{CPI}}{\text{Clock rate}}} \times 10^6 \\ = & \frac{\text{Clock rate}}{\text{CPI} \times 10^6} \end{split}$$

$$CPU Time = \frac{Seconds}{Program} = \frac{Instruction Count}{Program} \times \frac{Clock Cycle}{Instruction Count} \times \frac{Seconds}{Clock Cycle}$$




### Practices

- (Yes/No) ISA (instruction set architecture) is an abstraction that enables different implementations for the processor, for example, a pipelined implementation or a non-pipelined one.
- In evaluating the performance of a computer, two performance metrics response time and throughput are usually used. Explain the meanings of these two terms.
- ■If computer A runs a program in 15 seconds and computer B runs the same program in 25 seconds, how much faster is A than B?



# IC Manufacturing Process






### IC Cost

$$\frac{Cost}{die} = \frac{\frac{cost}{wafer}}{\frac{dies}{wafer} \times Yield}$$

$$\frac{Dies}{wafer} \approx \frac{wafer\ area}{die\ area}$$

$$Yield = \frac{1}{\left(1 + \left(\frac{defects}{area} \times \frac{die\ area}{2}\right)\right)^2}$$




Intel Core i7 Wafer w/ 32nm tech.

- Yield: # of working dies per wafer
- Architecture and circuit design determine Die area



### Trend - Power vs. Clock Rate






### Power Reduction

- ■Suppose a new CPU has
  - 85% of capacitive load of old CPU
  - 15% voltage and 15% frequency reduction

$$\frac{P_{\text{new}}}{P_{\text{old}}} = \frac{C_{\text{old}} \times 0.85 \times (V_{\text{old}} \times 0.85)^2 \times F_{\text{old}} \times 0.85}{C_{\text{old}} \times V_{\text{old}}^2 \times F_{\text{old}}} = 0.85^4 = 0.52$$

■The power wall -> leakage power (can't reduce voltage more) and heat generation (can't reduce more heat)

# Uniprocessor/Multiprocessor/Serformance



# Transition from Uniprocessor to Multiprocessor

- Multicore microprocessors
- Parallel programming
  - Instruction-level parallelism Hardware handles the work and execute multiple instructions, there is no extra efforts made by programmers.
  - Multicore parallelism programmers need to optimize communication and synchronization





- ■For different purposes, it should provide different measuring criteria.
  - Image processing/computer graphics
  - Video editing
  - Office software
  - etc.

#### Benchmark

- Measuring the performance of a CPU depends on code used to test it
- Need industry standards (benchmark programs)
  - For different processors to be compared fairly