

Kaiwei Tu

Department of Computer Science – University of Wisconsin–Madison
Madison, WI
✉ ktu5@wisc.edu • 🌐 <https://kaiweitu.github.io>

Education

University of Wisconsin–Madison	Madison, WI
<i>Ph.D. Candidate in Computer Science</i>	<i>2021–Present</i>
Advisor: Prof. Remzi H. Arpaci-Dusseau and Prof. Andrea C. Arpaci-Dusseau	
University of Wisconsin–Madison	Madison, WI
<i>M.S. in Computer Science</i>	<i>2019–2021</i>
University of Michigan	Ann Arbor, MI
<i>B.S. in Engineering, Computer Science (Summa Cum Laude)</i>	<i>2015–2019</i>
Shanghai Jiao Tong University	Shanghai, China
<i>B.S. in Electrical and Computer Engineering</i>	<i>2013–2017</i>

Research Interests

Storage systems, Caching and tiering schemes, Operating systems, AI and system Co-design.

Publications

- [1]: Kaiwei Tu, Kan Wu, Andrea C. Arpaci-Dusseau, Remzi H. Arpaci-Dusseau. “Getting the MOST out of your Storage Hierarchy with Mirror-Optimized Storage Tiering.” *FAST ’26*, To appear.
- [2]: Kan Wu, Kaiwei Tu, Yuvraj Patel, Rathijit Sen, Kwanghyun Park, Andrea C. Arpaci-Dusseau, Remzi H. Arpaci-Dusseau. “NyxCache: Flexible and Efficient Multi-tenant Persistent Memory Caching.” *USENIX FAST ’22*, February 2022.
- [3]: Kan Wu, Zhihan Guo, Guanzhou Hu, Kaiwei Tu, Ramnatthan Alagappan, Rathijit Sen, Kwanghyun Park, Andrea C. Arpaci-Dusseau, Remzi H. Arpaci-Dusseau. “The Storage Hierarchy is Not a Hierarchy: Optimizing Caching on Modern Storage Devices with Orthus.” *USENIX FAST ’21*, February 2021.

Research Experience

The ADSL (Advanced Systems Laboratory), UW–Madison	Madison, WI
<i>Research Assistant</i>	<i>Apr 2021–Present</i>
<ul style="list-style-type: none">○ MOST (FAST ’26): Developing a mirror-optimized tiering scheme for heterogeneous storage hierarchies.○ NyxCache (FAST ’22): Designed and implemented the Nyx-controller for multi-tenant persistent-memory caching; conducted QoS, proportional sharing, and fair slowdown policy evaluations.○ Orthus (FAST ’21): Implemented Non-Hierarchy Caching (NHC) in Intel’s Open CAS Linux kernel module and evaluated its performance under dynamic workloads.	

Professional Experience

Meta	Menlo Park, CA
<i>Software Engineering Intern</i>	<i>May 2025–Aug 2025</i>
<ul style="list-style-type: none">○ Building an AI workload benchmark for CPU on the AI & System Co-design Compute and Storage team.	

Google	Sunnyvale, CA
<i>Research Intern</i>	<i>May 2022–Aug 2022</i>
○ Evaluated memory bandwidth regulation mechanisms on AMD machines across Google's fleet; proposed a hybrid CPU-jailing and resctrl policy improving regulation efficiency.	
Citrix Systems	Fort Lauderdale, FL
<i>Software Development Engineer Intern</i>	<i>Apr 2018–Aug 2018</i>
○ Enhanced cloud VM provisioning service; led development of a RESTful API and UI for deployment monitoring.	

Teaching Experience

University of Wisconsin–Madison	Madison, WI
<i>Teaching Assistant, Advanced Operating Systems</i>	<i>Fall 2023</i>
○ Led discussion sections, designed problem sets, and managed grading for a graduate-level OS course.	
University of Wisconsin–Madison	Madison, WI
<i>Teaching Assistant, Introduction to Computer Systems</i>	<i>Spring 2023</i>
○ Held office hours, assisted students in laboratory exercises, and provided exam review sessions.	

Honors & Awards

- 2022: USENIX Student Grant, FAST '22
2019: James B. Angell Scholar
2018: EECS Scholars
2017–2019: Dean's List; University Honors

Academic Services

- 2025: Eurosys'26 Shadow PC

References

Advisors: Prof. Remzi H. Arpaci-Dusseau (remzi@cs.wisc.edu) and Prof. Andrea C. Arpaci-Dusseau (dusseau@cs.wisc.edu)