


## 1 Constrained Random Stimulus

Das *Coverage* -Ziel wird Entwicklern meist durch das Management vorgegeben und liegt dadurch in fast allen Fällen sehr nah an 100%. Durch einen gerichteten Test ist dies bei komplexen Entwürfen meist kaum möglich. Eine Abhilfe für dieses Problem besteht in der automatisierten Generierung der Testfälle.

Stellen Sie sicher, dass die (*Functional !*) *Coverage* -Regeln aus der letzten Übung richtig in Ihre PROL16-Verifikationsumgebung aus den letzten Übungen integriert sind. Erweitern Sie außerdem die Klasse `Pro1160pcode` um *Constraints*, sodass nur gültige Opcodes und Registeradressen generiert werden.

Passen Sie Ihre Verifikationsumgebung nun so an, dass anstatt des gerichteten Tests Befehle randomisiert und dann auf dem Modell und dem DUV ausgeführt werden:



Simulieren Sie so eine gewisse Anzahl von Befehlen und dokumentieren Sie die erreichte *Functional Coverage*! Erhöhen Sie die Anzahl der simulierten Befehle solange, bis Sie die maximal mögliche *Coverage* erreichen – wieviele Befehle werden dafür (ungefähr) benötigt? Erstellen Sie ein Diagramm, in dem Sie die erreichte Coverage über die Anzahl der simulierten Befehle darstellen. Nehmen Sie dazu mindestens zehn Messpunkte auf. Erklären Sie

- den Kurvenverlauf!


- Beantworten Sie die folgenden Fragen:
  - Sind die randomisierten Werte vorhersehbar? Begründen Sie Ihre Antwort! Welchen Vorteil haben/hätten vorhersehbare Werte?
  - Welcher mathematischen Funktion folgt die erreichte *Functional Coverage* in Abhängigkeit der Anzahl der durchgeführten Tests? Begründen Sie diesen Verlauf!
  - Wie würden Sie ihre *Constraints* der Klasse `Pro116Opode` wählen, wenn:
    - 50% der generierten Registeradressen 0 sein sollen?
    - die beiden Registeradressen für **NOP** immer 0 sein müssen?
  - Was ist der Unterschied zwischen `rand` und `randc`?
  - Wieviele Befehle werden mindestens benötigt, um das folgende Covarage-Ziel zu erreichen?
    - Jeder Befehl soll mit jeder Kombination von Carry und Zero ausgeführt werden und jede dieser Ausführungen soll jede mögliche Kombination von Carry und Zero erzeugen. Beachten Sie dabei, dass nicht jeder Befehl jedes Flag beeinflusst – **AND** setzt bspw. das Carry-Flag nie, diese Kombinationen sollen also nicht berücksichtigt werden. Die Befehle **LOAD**, **STORE** und **SLEEP** sollen ebenfalls nicht berücksichtigt werden.

Sie können dabei vereinfachend annehmen, dass vor jedem Befehl alle Registerinhalte und Flags beliebig verändert werden können.

Wieviele Befehle benötigt Ihr Test aus dieser Übung? Erklären Sie, warum die Redundanz auftritt!

## 2 Modellierung

1. Gegeben sei das im Folgenden abgebildete LTS. Geben Sie die formale Darstellung des LTS als 4-Tupel, inklusive seiner Komponenten, an!



2. Konstruieren Sie eine Kripke-Struktur zu dem oben gegebenen LTS!

*“The major difference between a thing that might go wrong and a thing that cannot possibly go wrong is that when a thing that cannot possibly go wrong goes wrong it usually turns out to be impossible to get at and repair.”*

Douglas Adams

# 1 Beispiel 1

## 1.1 Diagramm

Anzahl	Coverage (%)
1	15
10	52.3
50	72.8
100	78.4
500	87.7
1000	90.1
5000	95
10000	95.2
100000	95.2
1000000	95.2

Table 1: Coverage Tabelle




Figure 1: Coverage Graph

## 1.2 Beantwortung der Fragen

- Randomisierte Werte sind vorhersehbar, weil der Randomgenerator einen Seed hat. Die Testfälle sind dadurch reproduzierbar.
- Logarithmische Funktion. Je mehr Kombinationen ausgeführt werden desto geringer ist die Chance, dass eine Kombinationen ausgeführt wird, die noch nicht ausgeführt wurde bzw. sind ab einem bestimmten Zeitpunkt alle möglichen Kombinationen ausgeführt worden.

```
• constraint ra_0 {
    ra dist { [0:0]:/50, [1:31]:/50 };
}

constraint rb_0 {
    rb dist { [0:0]:/50, [1:31]:/50 };
}

constraint nop_0 {
    (cmd == Nop) -> (ra == 0) && (rb == 0);
}
```

- `randc` wiederholt Werte erst dann wenn alle ausgeschöpft wurden.

- Befehle: 21

Befehle, die keine Flags beeinflussen: 6

Befehle, die beide Flags beeinflussen: 11

Befehle, Carry Flag 0 und Z Flag beeinflussen: 4

Berechnung:

keine Flags:  $6 * 4 = 24$

Flags:  $11 * 4 * 4 = 176$

Carry Flag 0:  $4 * 4 * 2 = 32$

Summe: 232

Test aus der Übung: Der Test braucht ca. 5000 Kombinationen, dann ist die maximale Coverage erreicht. Die Redundanz tritt auf, da mehrere Register verwendet werden und dadurch sehr spezielle Kombinationen von Befehlen ausgeführt werden müssen um alle Tests zu covern. Zum Beispiel müssen für ein ADDC sehr spezielle Werte vorhanden sein, damit dieser das Zero und Carry Flag setzt.

### 1.3 Source Code

Der Sourcecode des Prol16 wurde nicht hinzugefügt, da der von der Elearning Plattform verwendet wurde.

../../../../src/sv/ifProl16.sv

```
1 interface ifProl16 #(parameter int gDataWidth = 16);
2
3     logic [gDataWidth-1:0] mem_addr;      // unused
4     logic [gDataWidth-1:0] mem_data_cpu;   // data from cpu
5     logic [gDataWidth-1:0] mem_data_tb;    // data from tb
6     logic mem_ce_n;
7     logic mem_oe_n;
8     logic mem_we_n;                      // unused
9     logic illegal_inst;
10    logic cpu_halt;
11
12    modport master (
13        output mem_data_tb,
14        input mem_data_cpu, mem_ce_n, mem_oe_n, illegal_inst, cpu_halt
15    );
16
17 endinterface
```

../../../../src/sv/pkgProl16.sv

```
1 package pkgProl16;
2     typedef bit [15:0] data_v;
3 endpackage
```

../../../../src/sv/Prol16Command.sv

```
1 typedef enum bit [5:0]
2 {
3     Nop=6'b000000,
4     Loadi=6'b000010,
5     Jump=6'b001000,
6     Jumpc=6'b001010,
7     Jumpz=6'b001011,
8     Move=6'b001100,
9     And=6'b010000,
10    Or=6'b010001,
11    Xor=6'b010010,
12    Not=6'b010011,
13    Add=6'b010100,
14    Addc=6'b010101,
15    Sub=6'b010110,
16    Subc=6'b010111,
17    Comp=6'b011000,
18    Inc=6'b011010,
19    Dec=6'b011011,
20    Shl=6'b011100,
21    Shr=6'b011101,
22    Shlc=6'b011110,
23    Shrc=6'b011111
24    //Invalid=6'b111111
25 } Prol16Command;
```

../../../../src/sv/Prol16Opcode.sv

```
1 `include "Prol16Command.sv"
2
```

```

3 class Prol16Opcode;
4     rand int ra;
5     rand int rb;
6     randc Prol16Command cmd;
7     rand pkgProl16::data_v data;
8
9     constraint ra_size {ra >= 0 && ra <= 31;};
10    constraint rb_size {rb >= 0 && rb <= 31;};
11
12    constraint ra_0 {
13        ra dist { [0:0]:/50, [1:31]:/50 };
14    }
15
16    constraint rb_0 {
17        rb dist { [0:0]:/50, [1:31]:/50 };
18    }
19
20    constraint nop_0 {
21        (cmd == Nop) -> (ra == 0) && (rb == 0);
22    }
23
24    function new(int ra, int rb, Prol16Command cmd, pkgProl16::data_v data);
25        this.ra = ra;
26        this.rb = rb;
27        this.cmd = cmd;
28        this.data = data;
29    endfunction
30 endclass

```

..../src/sv/Prol16State.sv

```

1 class Prol16State #(parameter int gRegs = 32);
2     pkgProl16::data_v regs[gRegs];
3     pkgProl16::data_v programCounter;
4     bit cFlag;
5     bit zFlag;
6
7     function new();
8         for (int i = 0; i < gRegs; i++) begin
9             regs[i] = '0;
10            end
11            programCounter = 0;
12            cFlag = 0;
13            zFlag = 0;
14        endfunction
15
16        task reset();
17            for (int i = 0; i < gRegs; i++) begin
18                regs[i] = '0;
19            end
20            programCounter = 0;
21            cFlag = 0;
22            zFlag = 0;
23        endtask
24 endclass

```

..../src/sv/Prol16Model.sv

```

1 'include "Prol16State.sv"
2 'include "Prol16Opcode.sv"
3
4 class Prol16Model#(parameter int gNumRegs);

```

```

5     Prol16State state;
6
7     function new(Prol16State _state);
8         state = _state;
9     endfunction
10
11    task reset();
12        state.reset();
13    endtask
14
15    task calcCarryFlag(int data);
16        if (data > (2**$size(pkgProl16::data_v) - 1) || data < 0)
17            state.cFlag = 1;
18        else
19            state.cFlag = 0;
20    endtask
21
22    task calcZeroFlag(pkgProl16::data_v data);
23        if (data == '0)
24            state.zFlag = 1;
25        else
26            state.zFlag = 0;
27    endtask
28
29    task execute(Prol16Opcode opcode);
30        int data = 0; // tmp data for carry calc
31        bit tmpCFlag = 0; // tmp carry flag
32
33        // inc pc here, overwrite in jumps
34        state.programCounter++;
35
36        if (opcode.ra > (gNumRegs - 1) || opcode.ra < 0 ||
37            opcode.rb > (gNumRegs - 1) || opcode.rb < 0)
38            $display("Illegal register, doing nop");
39        else
40            begin
41
42                case (opcode.cmd)
43                    Nop:
44                        begin
45                            end
46
47                    Loadi:
48                        begin
49                            state.regs[opcode.ra] = opcode.data;
50                            state.programCounter++; // TODO: necessary?
51                        end
52
53                    Jump:
54                        begin
55                            state.programCounter = state.regs[opcode.ra];
56                        end
57
58                    Jumpc:
59                        begin
60                            if (state.cFlag == 1)
61                                state.programCounter = state.regs[opcode.ra];
62                        end
63
64                    Jumpz:

```

```

65      begin
66          if (state.zFlag == 1)
67              state.programCounter = state.regs[opcode.ra];
68      end
69
70      Move:
71      begin
72          state.regs[opcode.ra] = state.regs[opcode.rb];
73      end
74
75      And:
76      begin
77          state.regs[opcode.ra] = state.regs[opcode.ra] & state.regs[
78              opcode.rb];
79          state.cFlag = 0;
80          calcZeroFlag(state.regs[opcode.ra]);
81      end
82
83      Or:
84      begin
85          state.regs[opcode.ra] = state.regs[opcode.ra] | state.regs[
86              opcode.rb];
87          state.cFlag = 0;
88          calcZeroFlag(state.regs[opcode.ra]);
89      end
90
91      Xor:
92      begin
93          state.regs[opcode.ra] = state.regs[opcode.ra] ^ state.regs[
94              opcode.rb];
95          state.cFlag = 0;
96          calcZeroFlag(state.regs[opcode.ra]);
97      end
98
99      Not:
100     begin
101        state.regs[opcode.ra] = ~(state.regs[opcode.ra]);
102        state.cFlag = 0;
103        calcZeroFlag(state.regs[opcode.ra]);
104    end
105
106    Add:
107    begin
108        data = state.regs[opcode.ra] + state.regs[opcode.rb];
109        calcCarryFlag(data);
110        state.regs[opcode.ra] = data;
111        calcZeroFlag(state.regs[opcode.ra]);
112    end
113
114    Addc:
115    begin
116        data = state.regs[opcode.ra] + state.regs[opcode.rb] + state.
117            cFlag;
118        calcCarryFlag(data);
119        state.regs[opcode.ra] = data;
120        calcZeroFlag(state.regs[opcode.ra]);
121    end
122
123    Sub:
124    begin

```

```

121     data = state.regs[opcode.ra] - state.regs[opcode.rb];
122     calcCarryFlag(data);
123     state.regs[opcode.ra] = data;
124     calcZeroFlag(state.regs[opcode.ra]);
125   end
126
127   Subc:
128   begin
129     data = state.regs[opcode.ra] - state.regs[opcode.rb] - state.
130           cFlag;
131     calcCarryFlag(data);
132     state.regs[opcode.ra] = data;
133     calcZeroFlag(state.regs[opcode.ra]);
134   end
135
136   Comp:
137   begin
138     data = state.regs[opcode.ra] - state.regs[opcode.rb];
139     calcCarryFlag(data);
140     calcZeroFlag(data);
141   end
142
143   Inc:
144   begin
145     data = state.regs[opcode.ra] + 1;
146     calcCarryFlag(data);
147     state.regs[opcode.ra] = data;
148     calcZeroFlag(state.regs[opcode.ra]);
149   end
150
151   Dec:
152   begin
153     data = state.regs[opcode.ra] - 1;
154     calcCarryFlag(data);
155     state.regs[opcode.ra] = data;
156     calcZeroFlag(state.regs[opcode.ra]);
157   end
158
159   Shl:
160   begin
161     if (state.regs[opcode.ra][$size(pkgProl16)::data_v] - 1] == 1)
162       state.cFlag = 1;
163     else
164       state.cFlag = 0;
165
166     state.regs[opcode.ra] = state.regs[opcode.ra] << 1;
167     calcZeroFlag(state.regs[opcode.ra]);
168   end
169
170   Shr:
171   begin
172     if (state.regs[opcode.ra][0] == 1)
173       state.cFlag = 1;
174     else
175       state.cFlag = 0;
176
177     state.regs[opcode.ra] = state.regs[opcode.ra] >> 1;
178     calcZeroFlag(state.regs[opcode.ra]);
179   end

```

```

180     Shlc:
181     begin
182         if (state.regs[opcode.ra] [$size(pkgProl16::data_v) - 1] == 1)
183             tmpCFlag = 1;
184         else
185             tmpCFlag = 0;
186
187             state.regs[opcode.ra] = state.regs[opcode.ra] << 1;
188             state.regs[opcode.ra][0] = state.cFlag;
189             state.cFlag = tmpCFlag;
190             calcZeroFlag(state.regs[opcode.ra]);
191     end
192
193     Shrc:
194     begin
195         if (state.regs[opcode.ra][0] == 1)
196             tmpCFlag = 1;
197         else
198             tmpCFlag = 0;
199
200             state.regs[opcode.ra] = state.regs[opcode.ra] >> 1;
201             state.regs[opcode.ra][$size(pkgProl16::data_v) - 1] = state.
202                 cFlag;
203             state.cFlag = tmpCFlag;
204             calcZeroFlag(state.regs[opcode.ra]);
205     end
206
207     default : $display("Wrong opcode: doing nop");
208     endcase
209     end
210 endtask
211 endclass

```

../../../../src/sv/testProl16Rand.sv

```

1  'include "Prol16Model.sv"
2
3  class TestClass;
4      task assertWithoutFlags(int expectedRegisterValue, int expectedPCValue,
5          Prol16State state, int register, string text);
6          assert (expectedRegisterValue == state.regs[register])
7          else $error("Expected Register Value: %d, Actual Register Value: %d,
8              Info: %s", expectedRegisterValue, state.regs[register], text);
9
10         assert (expectedPCValue == state.programCounter)
11         else $error("Expected PC Value: %d, Actual PC Value: %d, Info: %s",
12             expectedPCValue, state.programCounter, text);
13     endtask
14
15     task assertWithFlags(int expectedRegisterValue, int expectedPCValue, int
16         expectedCarryFlag, int expectedZeroFlag, Prol16State state, int
17         register, string text);
18         assert (expectedRegisterValue == state.regs[register])
19         else $error("Expected Register Value: %d, Actual Register Value: %d,
20             Info: %s", expectedRegisterValue, state.regs[register], text);
21
22         assert (expectedPCValue == state.programCounter)
23         else $error("Expected PC Value: %d, Actual PC Value: %d, Info: %s",
24             expectedPCValue, state.programCounter, text);
25
26         assert (expectedCarryFlag == state.cFlag)

```

```

20     else $error("Expected Carry Flag Value: %d, Actual Carry Flag Value:
21             %d, Info: %s", expectedCarryFlag, state.cFlag, text);
22
23     assert (expectedZeroFlag == state.zFlag)
24     else $error("Expected Zero Flag Value: %d, Actual Zero Flag Value: %d
25             , Info: %s", expectedZeroFlag, state.zFlag, text);
26 endtask
27
28 task assertWithDuv(Proll16State state, int register, logic [15:0] cpuRegs
29             [31:0], logic[15:0] cpuPc, logic cpuCFlag, logic cpuZFlag,
30             Proll16Command cmd);
31     assert (state.regs[register] == cpuRegs[register])
32     else $error("WithDuv: Expected Register Value: %d, Actual Register
33             Value: %d, Info: %s", state.regs[register], cpuRegs[register], cmd
34             .name());
35
36     assert (state.programCounter == cpuPc)
37     else $error("WithDuv: Expected PC Value: %d, Actual PC Value: %d,
38             Info: %s", state.programCounter, cpuPc, cmd.name());
39
40     assert (state.cFlag == cpuCFlag)
41     else $error("WithDuv: Expected Carry Flag Value: %d, Actual Carry
42             Flag Value: %d, Info: %s", state.cFlag, cpuCFlag, cmd.name());
43
44     assert (state.zFlag == cpuZFlag)
45     else $error("WithDuv: Expected Zero Flag Value: %d, Actual Zero Flag
46             Value: %d, Info: %s", state.zFlag, cpuZFlag, cmd.name());
47 endtask
48 endclass
49
50 program testProll16Rand(ifProll16.master cpu, output logic rst, input logic
51             clk);
52     logic [15:0] cpuRegs [31:0];
53     logic [15:0] cpuPc;
54     logic cpuCFlag;
55     logic cpuZFlag;
56     logic [5:0] opcodeDUV;
57     logic [4:0] ra;
58     logic [4:0] rb;
59
60     logic [5:0] prevOpcodeDUV;
61
62     const int numTestCases = 100000;
63
64     event CommandStart;
65     event End;
66
67     bit LoadiOccurred = 0;
68
69     Proll16Opcode opcode = new(0, 0, Nop, 0);
70
71     task trigger();
72         while (!End.triggered) begin
73             @(negedge cpu.mem_oe_n)
74             begin
75                 // $display("negEdge oe");
76                 if (LoadiOccurred == 0)
77                 begin
78                     cpu.mem_data_tb[15:10] <= opcode.cmd;
79                     cpu.mem_data_tb[9:5] <= opcode.ra;
80             
```

```

70         cpu.mem_data_tb[4:0] <= opcode.rb;
71
72     prevOpcodeDUV <= opcodeDUV;
73
74     if (opcode.cmd == Loadi)
75     begin
76         LoadiOccurred = 1;
77     end
78     else
79     begin
80         cpu.mem_data_tb <= opcode.data;
81         LoadiOccurred = 0;
82     end
83 end
84
85 @ (posedge cpu.mem_oe_n)
86 begin
87     // $display("posEdge oe");
88     -> CommandStart;
89 end
90 end
91 endtask
92
93 //always_ff @ (negedge clk) begin
94 // previous_opcode <= opcode;
95 //end
96
97 covergroup CoverCpu @ (negedge cpu.mem_oe_n); // TODO, the right signal?
98     option.per_instance = 1;
99
100    cmd: coverpoint opcodeDUV iff (rst) {
101        bins NOP      = {0};
102        ignore_bins SLEEP   = {1};
103        bins LOADI    = {2};
104        ignore_bins LOAD     = {3};
105        ignore_bins STORE   = {4};
106        bins JUMP     = {8};
107        bins JUMPC    = {10};
108        bins JUMPZ    = {11};
109        bins MOVE     = {12};
110        bins AND      = {16};
111        bins OR       = {17};
112        bins XOR     = {18};
113        bins NOT     = {19};
114        bins ADD      = {20};
115        bins ADDC    = {21};
116        bins SUB      = {22};
117        bins SUBC    = {23};
118        bins COMP     = {24};
119        bins INC      = {26};
120        bins DEC      = {27};
121        bins SHL      = {28};
122        bins SHR      = {29};
123        bins SHLC     = {30};
124        bins SHRC     = {31};
125        bins Invalid = {63};
126        illegal_bins other = default;
127    }
128
129    prevCmd: coverpoint prevOpcodeDUV iff (rst) {

```

```

130     bins NOP      = {0};
131     ignore_bins SLEEP = {1};
132     bins LOADI   = {2};
133     ignore_bins LOAD   = {3};
134     ignore_bins STORE  = {4};
135     bins JUMP    = {8};
136     bins JUMPC   = {10};
137     bins JUMPZ   = {11};
138     bins MOVE    = {12};
139     bins AND     = {16};
140     bins OR      = {17};
141     bins XOR     = {18};
142     bins NOT     = {19};
143     bins ADD     = {20};
144     bins ADDC   = {21};
145     bins SUB     = {22};
146     bins SUBC   = {23};
147     bins COMP    = {24};
148     bins INC     = {26};
149     bins DEC     = {27};
150     bins SHL     = {28};
151     bins SHR     = {29};
152     bins SHLC    = {30};
153     bins SHRC    = {31};
154     bins Invalid = {63};
155 //illegal_bins other = default;
156 }
157
158     ra: coverpoint ra;
159     rb: coverpoint rb;
160
161     crs_cmd_ra: cross cmd, ra;
162     crs_cmd_rb: cross cmd, rb;
163
164     cFlag: coverpoint cpuCFlag {
165         bins set = {1};
166         bins notset = {0};
167     }
168
169     zFlag: coverpoint cpuZFlag {
170         bins set = {1};
171         bins notset = {0};
172     }
173
174     crs_cmd_c: cross cmd, cFlag;
175     crs_cmd_z: cross cmd, zFlag;
176
177     trans_c: coverpoint cpuCFlag {
178         bins from_0_to_1 = (0 => 1);
179         bins from_1_to_0 = (1 => 0);
180         bins from_0_to_0 = (0 => 0);
181         bins from_1_to_1 = (1 => 1);
182     }
183
184     trans_z: coverpoint cpuZFlag {
185         bins from_0_to_1 = (0 => 1);
186         bins from_1_to_0 = (1 => 0);
187         bins from_0_to_0 = (0 => 0);
188         bins from_1_to_1 = (1 => 1);
189     }

```

```

190
191     prevCmdChangeFlags: coverpoint prevOpcodeDUV {
192         bins doesnt_change_flags = { 0, 1, 2, 3, 4, 8, 10, 11, 12 };
193         bins c_flag_0_and_z_flag_x = { 16, 17, 18, 19 };
194         bins c_flag_x_and_z_flag_x = { 20, 21, 22, 23, 24, 26, 27, 28, 29,
195             30, 31 };
196     }
197
198     crs_cmd_c_change: cross prevCmdChangeFlags, trans_c {
199         illegal_bins ill = binsof(prevCmdChangeFlags.doesnt_change_flags) &&
200             (binsof(trans_c.from_0_to_1) || binsof(trans_c.from_1_to_0));
201     }
202
203     crs_cmd_z_change: cross prevCmdChangeFlags, trans_z {
204         illegal_bins ill = binsof(prevCmdChangeFlags.doesnt_change_flags) &&
205             (binsof(trans_z.from_0_to_1) || binsof(trans_z.from_1_to_0));
206     }
207
208     crs_cmd_c_is_0: cross prevCmdChangeFlags, trans_c {
209         illegal_bins ill = binsof(prevCmdChangeFlags.c_flag_0_and_z_flag_x)
210             && (binsof(trans_c.from_0_to_1) || binsof(trans_c.from_1_to_1));
211     }
212
213     endgroup
214
215     initial begin : stimuli
216         Prol16State state = new();
217         Prol16Model#(32) model = new(state);
218
219         TestClass testClass = new();
220
221         CoverCpu coverCpu = new;
222
223         $init_signal_spy("/top/TheCpu/datapath_inst/thereg_file/registers(0)"
224             , "/top/TheTest/cpuRegs(0)");
225         $init_signal_spy("/top/TheCpu/datapath_inst/thereg_file/registers(1)"
226             , "/top/TheTest/cpuRegs(1)");
227         $init_signal_spy("/top/TheCpu/datapath_inst/thereg_file/registers(2)"
228             , "/top/TheTest/cpuRegs(2)");
229         $init_signal_spy("/top/TheCpu/datapath_inst/thereg_file/registers(3)"
230             , "/top/TheTest/cpuRegs(3)");
231         $init_signal_spy("/top/TheCpu/datapath_inst/thereg_file/registers(4)"
232             , "/top/TheTest/cpuRegs(4)");
233         $init_signal_spy("/top/TheCpu/datapath_inst/thereg_file/registers(5)"
234             , "/top/TheTest/cpuRegs(5)");
235         $init_signal_spy("/top/TheCpu/datapath_inst/thereg_file/registers(6)"
236             , "/top/TheTest/cpuRegs(6)");
237         $init_signal_spy("/top/TheCpu/datapath_inst/thereg_file/registers(7)"
238             , "/top/TheTest/cpuRegs(7)");
239         $init_signal_spy("/top/TheCpu/datapath_inst/thereg_file/registers(8)"
240             , "/top/TheTest/cpuRegs(8)");
241         $init_signal_spy("/top/TheCpu/datapath_inst/thereg_file/registers(9)"
242             , "/top/TheTest/cpuRegs(9)");
243         $init_signal_spy("/top/TheCpu/datapath_inst/thereg_file/registers(10)"
244             , "/top/TheTest/cpuRegs(10)");
245         $init_signal_spy("/top/TheCpu/datapath_inst/thereg_file/registers(11)"
246             , "/top/TheTest/cpuRegs(11)");
247         $init_signal_spy("/top/TheCpu/datapath_inst/thereg_file/registers(12)"
248             , "/top/TheTest/cpuRegs(12)");

```

```

233     $init_signal_spy("/top/TheCpu/datapath_inst/thereg_file/registers(13)
234         ", "/top/TheTest/cpuRegs(13)");
235     $init_signal_spy("/top/TheCpu/datapath_inst/thereg_file/registers(14)
236         ", "/top/TheTest/cpuRegs(14)");
237     $init_signal_spy("/top/TheCpu/datapath_inst/thereg_file/registers(15)
238         ", "/top/TheTest/cpuRegs(15)");
239     $init_signal_spy("/top/TheCpu/datapath_inst/thereg_file/registers(16)
240         ", "/top/TheTest/cpuRegs(16)");
241     $init_signal_spy("/top/TheCpu/datapath_inst/thereg_file/registers(17)
242         ", "/top/TheTest/cpuRegs(17)");
243     $init_signal_spy("/top/TheCpu/datapath_inst/thereg_file/registers(18)
244         ", "/top/TheTest/cpuRegs(18)");
245     $init_signal_spy("/top/TheCpu/datapath_inst/thereg_file/registers(19)
246         ", "/top/TheTest/cpuRegs(19)");
247     $init_signal_spy("/top/TheCpu/datapath_inst/thereg_file/registers(20)
248         ", "/top/TheTest/cpuRegs(20)");
249     $init_signal_spy("/top/TheCpu/datapath_inst/thereg_file/registers(21)
250         ", "/top/TheTest/cpuRegs(21)");
251     $init_signal_spy("/top/TheCpu/datapath_inst/thereg_file/registers(22)
252         ", "/top/TheTest/cpuRegs(22)");
253     $init_signal_spy("/top/TheCpu/datapath_inst/thereg_file/registers(23)
254         ", "/top/TheTest/cpuRegs(23)");
255     $init_signal_spy("/top/TheCpu/datapath_inst/thereg_file/registers(24)
256         ", "/top/TheTest/cpuRegs(24)");
257     $init_signal_spy("/top/TheCpu/datapath_inst/thereg_file/registers(25)
258         ", "/top/TheTest/cpuRegs(25)");
259     $init_signal_spy("/top/TheCpu/datapath_inst/thereg_file/registers(26)
260         ", "/top/TheTest/cpuRegs(26)");
261     $init_signal_spy("/top/TheCpu/datapath_inst/thereg_file/registers(27)
262         ", "/top/TheTest/cpuRegs(27)");
263     $init_signal_spy("/top/TheCpu/datapath_inst/thereg_file/registers(28)
264         ", "/top/TheTest/cpuRegs(28)");
265     $init_signal_spy("/top/TheCpu/datapath_inst/thereg_file/registers(29)
266         ", "/top/TheTest/cpuRegs(29)");
267     $init_signal_spy("/top/TheCpu/datapath_inst/thereg_file/registers(30)
268         ", "/top/TheTest/cpuRegs(30)");
269     $init_signal_spy("/top/TheCpu/datapath_inst/thereg_file/registers(31)
270         ", "/top/TheTest/cpuRegs(31)");

271
272     $init_signal_spy("/top/TheCpu/datapath_inst/RegPC", "/top/TheTest/
273         cpuPc");
274     $init_signal_spy("/top/TheCpu/control_inst/Carry", "/top/TheTest/
275         cpuCFlag");
276     $init_signal_spy("/top/TheCpu/control_inst/Zero", "/top/TheTest/
277         cpuZFlag");
278     $init_signal_spy("/top/TheCpu/datapath_inst/RegOpcode", "/top/TheTest/
279         /opcodeDUV");
280     $init_signal_spy("/top/TheCpu/datapath_inst/RegAIdx", "/top/TheTest/
281         ra");
282     $init_signal_spy("/top/TheCpu/datapath_inst/RegBIdx", "/top/TheTest/
283         rb");

284
285     $signal_force("/top/TheCpu/datapath_inst/thereg_file/registers(0)", "
286         16#0000", 0, 1);
287     $signal_force("/top/TheCpu/datapath_inst/thereg_file/registers(1)", "
288         16#0000", 0, 1);
289     $signal_force("/top/TheCpu/datapath_inst/thereg_file/registers(2)", "
290         16#0000", 0, 1);
291     $signal_force("/top/TheCpu/datapath_inst/thereg_file/registers(3)", "
292         16#0000", 0, 1);

```

```

264     $signal_force("/top/TheCpu/datapath_inst/thereg_file/registers(4)", "16#0000", 0, 1);
265     $signal_force("/top/TheCpu/datapath_inst/thereg_file/registers(5)", "16#0000", 0, 1);
266     $signal_force("/top/TheCpu/datapath_inst/thereg_file/registers(6)", "16#0000", 0, 1);
267     $signal_force("/top/TheCpu/datapath_inst/thereg_file/registers(7)", "16#0000", 0, 1);
268     $signal_force("/top/TheCpu/datapath_inst/thereg_file/registers(8)", "16#0000", 0, 1);
269     $signal_force("/top/TheCpu/datapath_inst/thereg_file/registers(9)", "16#0000", 0, 1);
270     $signal_force("/top/TheCpu/datapath_inst/thereg_file/registers(10)", "16#0000", 0, 1);
271     $signal_force("/top/TheCpu/datapath_inst/thereg_file/registers(11)", "16#0000", 0, 1);
272     $signal_force("/top/TheCpu/datapath_inst/thereg_file/registers(12)", "16#0000", 0, 1);
273     $signal_force("/top/TheCpu/datapath_inst/thereg_file/registers(13)", "16#0000", 0, 1);
274     $signal_force("/top/TheCpu/datapath_inst/thereg_file/registers(14)", "16#0000", 0, 1);
275     $signal_force("/top/TheCpu/datapath_inst/thereg_file/registers(15)", "16#0000", 0, 1);
276     $signal_force("/top/TheCpu/datapath_inst/thereg_file/registers(16)", "16#0000", 0, 1);
277     $signal_force("/top/TheCpu/datapath_inst/thereg_file/registers(17)", "16#0000", 0, 1);
278     $signal_force("/top/TheCpu/datapath_inst/thereg_file/registers(18)", "16#0000", 0, 1);
279     $signal_force("/top/TheCpu/datapath_inst/thereg_file/registers(19)", "16#0000", 0, 1);
280     $signal_force("/top/TheCpu/datapath_inst/thereg_file/registers(20)", "16#0000", 0, 1);
281     $signal_force("/top/TheCpu/datapath_inst/thereg_file/registers(21)", "16#0000", 0, 1);
282     $signal_force("/top/TheCpu/datapath_inst/thereg_file/registers(22)", "16#0000", 0, 1);
283     $signal_force("/top/TheCpu/datapath_inst/thereg_file/registers(23)", "16#0000", 0, 1);
284     $signal_force("/top/TheCpu/datapath_inst/thereg_file/registers(24)", "16#0000", 0, 1);
285     $signal_force("/top/TheCpu/datapath_inst/thereg_file/registers(25)", "16#0000", 0, 1);
286     $signal_force("/top/TheCpu/datapath_inst/thereg_file/registers(26)", "16#0000", 0, 1);
287     $signal_force("/top/TheCpu/datapath_inst/thereg_file/registers(27)", "16#0000", 0, 1);
288     $signal_force("/top/TheCpu/datapath_inst/thereg_file/registers(28)", "16#0000", 0, 1);
289     $signal_force("/top/TheCpu/datapath_inst/thereg_file/registers(29)", "16#0000", 0, 1);
290     $signal_force("/top/TheCpu/datapath_inst/thereg_file/registers(30)", "16#0000", 0, 1);
291     $signal_force("/top/TheCpu/datapath_inst/thereg_file/registers(31)", "16#0000", 0, 1);
292
293
294 // generate reset
-----
```

```

295      rst = 1;
296      #10 rst = 0;
297      #20 rst = 1;
298
299      //Reset
300      model.reset();
301      //testClass.assertWithoutFlags(0, 0, model.state, 12, "Reset test");
302
303      fork
304          trigger();
305          join_none
306
307      //Nop
308      @ (CommandStart);
309      testClass.assertWithDuv(model.state, 12, cpuRegs, cpuPc, cpuCFlag,
310          cpuZFlag, opcode.cmd);
311
312      for (int i = 0; i < numTestCases; i++) begin
313          if (opcode.cmd == Loadi)
314          begin
315              @ (CommandStart);
316          end
317          model.execute(opcode);
318          opcode.randomize();
319          // $display("Command %b", opcode.cmd);
320          // $display("CommandDUV %b", opcodeDUV);
321          @ (CommandStart);
322          testClass.assertWithDuv(model.state, opcode.ra, cpuRegs, cpuPc,
323              cpuCFlag, cpuZFlag, opcode.cmd);
324      end
325
326      -> End;
327      $stop;
328  end : stimuli
329 endprogram

```

..../src/sv/top.sv

```

1  `include "testProl16Rand.sv"
2
3  module top;
4      logic clk = 0, rst;
5      always #10 clk = ~clk;
6
7      ifProl16 ifCpu();
8      cpu TheCpu(clk, rst, ifCpu.mem_addr, ifCpu.mem_data_cpu, ifCpu.
9          mem_data_tb, ifCpu.mem_ce_n, ifCpu.mem_oe_n,
10         ifCpu.mem_we_n, ifCpu.illegal_inst, ifCpu.cpu_halt);
11      testProl16Rand TheTest(ifCpu.master, rst, clk);
12  endmodule

```

..../sim/CompileSimRandCov.do

```

1 vlib work
2
3 vlog ..../src/sv/ifProl16.sv
4 vlog ..../src/sv/pkgProl16.sv
5 vlog ..../src/sv/Prol16Command.sv
6 vlog ..../src/sv/Prol16Opcode.sv +incdir+..../src/sv
7 vlog ..../src/sv/Prol16State.sv +incdir+..../src/sv
8 vlog ..../src/sv/Prol16Model.sv +incdir+..../src/sv

```

```
9 vlog ..../src/sv/testProll6Rand.sv +incdir+..../src/sv
10 vlog ..../src/sv/top.sv +incdir+..../src/sv
11
12 vcom -87 ..../src/vhdl/prol16_pack.vhd
13 vcom -87 ..../src/vhdl/reg_file.vhd
14 vcom -87 ..../src/vhdl/datapath.vhd
15 vcom -87 ..../src/vhdl/control.vhd
16 vcom -87 ..../src/vhdl/alu.vhd
17 vcom -93 ..../src/vhdl/memory.vhd
18 vcom -87 ..../src/vhdl/cpu.vhd
19 #vcom -87 ..../src/vhdl/cpu_tb.vhd
20
21 vsim -novopt top
22 run -all
```

## 2 Beispiel 2


<u>AMV2 - VEG</u>	<u>27.04.2015</u>
2) 1.) LTS	
$S = \{ 1, 2, 3, 4, \emptyset \}$	
$I = \{ 1, 2 \}$	
$\Sigma = \{ x, y \}$	
$\begin{array}{c cc c } \rightarrow & x & y & \\ \hline 1 & 4 & 2 & \\ 2 & 3 & 2 & \\ 3 & \emptyset & 4 & \\ 4 & 4 & \emptyset & \end{array}$	
2.) Kripke	

Figure 2: LTS

## ANV 2 UE 6

Bsp 2.2:

LTS - Struktur:



Kripke - Struktur:




Figure 3: Kripke