#### PROL16: Scan Test

## Übungsprotokoll zur Übung 3

### Metrikorientierter Hardwareentwurf

## Bernhard Selymes, Reinhard Penn, Robert Zeugswetter

01.12.2015

# 1 Einbau der Scan-Kette

# 1.1 Design Rule Check vor dem Einbau der Scan-Kette

Der Design Rule Check vor dem Einbau der Scan-Kette lief fehlerfrei durch.

# cpu.pre\_scan.drc:

In mode: all\_dft...
Pre-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)

Loading test protocol

...basic checks...

...basic sequential cell checks...

...checking for scan equivalents...

...checking vector rules...

...checking pre-dft rules...

\_\_\_\_\_

**DRC** Report

Total violations: 0

.....

Test Design rule checking did not find violations

\_\_\_\_\_

Sequential Cell Report

0 out of 199 sequential cells have violations

-----

### SEQUENTIAL CELLS WITHOUT VIOLATIONS

\* 199 cells are valid scan cells

Information: Test design rule checking completed. (TEST-123)

Current design is 'cpu'. Current design is 'cpu'.

## 1.2 Design Rule Check nach dem Einbau der Scan-Kette

Der Design Rule Check nach dem Einbau der Scan-Kette lief fehlerfrei durch.

## cpu.drc:

In mode: Internal\_scan...

Design has scan chains in this mode

Design is scan routed

Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)

Loading test protocol

- ...basic checks...
- ...basic sequential cell checks...
- ...checking vector rules...
- ...checking clock rules...
- ...checking scan chain rules...
- ...checking scan compression rules...
- ...checking X-state rules...
- ...checking tristate rules...
- ...extracting scan details...

.....

**DRC** Report

Total violations: 0

-----

Test Design rule checking did not find violations

Sequential Cell Report

0 out of 199 sequential cells have violations

\_\_\_\_\_

#### SEQUENTIAL CELLS WITHOUT VIOLATIONS

\* 199 cells are valid scan cells

Information: Test design rule checking completed. (TEST-123)

### cpu.scan\_report:

VIEW : Existing DFT

```
***********
Report: Scan path
Design: cpu
Version: B-2008.09-SP3
Date: Wed Nov 25 08:48:25 2015
***********
_____
TEST MODE: Internal scan
VIEW : Existing DFT
_____
_____
AS SPECIFIED BY USER
_____
_____
AS BUILT BY insert dft
_____
Scan path Len ScanDataIn ScanDataOut ScanEnable MasterClock SlaveClock
-----------
    199 mem_data_i[0] mem_data_o[0] scan_enable_i clk_i -
Ι1
***********
Report: DFT signals
Design: cpu
Version: B-2008.09-SP3
Date: Wed Nov 25 08:48:25 2015
************
_____
TEST MODE: all dft user
VIEW : Existing DFT
_____
Port SignalType Active Hookup Timing Usage
      ----- ----- -----
test_mode_i Constant 1 -
mem_data_o[0] ScanDataOut - -
mem_data_i[0] ScanDataIn - -
scan enable i ScanEnable 1 -
clk_i ScanMasterClock 1 - P 100.0 R 45.0 F 55.0
clk_i MasterClock 1 - P 100.0 R 45.0 F 55.0 res_i Reset 0 - P 100.0 R 55.0 F 45.0
_____
TEST MODE: all_dft_protocol
```

```
Port SignalType Active Hookup Timing Usage
       -----
test mode i Constant 1 -
mem_data_o[0] ScanDataOut - -
mem_data_i[0] ScanDataIn - -
scan enable i ScanEnable 1 -
      ScanMasterClock 1 - P 100.0 R 45.0 F 55.0
clk i
      MasterClock 1 - P 100.0 R 45.0 F 55.0
clk i
res_i
      Reset 0 - P 100.0 R 55.0 F 45.0
_____
TEST MODE: all dft
VIEW : Existing DFT
_____
Port SignalType Active Hookup Timing Usage
      ----- -----
test_mode_i Constant 1 -
mem_data_o[0] ScanDataOut -
mem_data_i[0] ScanDataIn - -
scan enable i ScanEnable 1 -
clk_i ScanMasterClock 1 - P 100.0 R 45.0 F 55.0
       MasterClock 1 - P 100.0 R 45.0 F 55.0
clk_i
     Reset 0 - P 100.0 R 55.0 F 45.0
res i
_____
TEST MODE: Internal scan user
VIEW : Existing DFT
_____
Port
      SignalType Active Hookup Timing Usage
       ----- -----
test mode i Constant 1 -
mem_data_o[0] ScanDataOut -
mem_data_i[0] ScanDataIn - -
scan_enable_i ScanEnable 1 -
      ScanMasterClock 1 - P 100.0 R 45.0 F 55.0
clk i
      MasterClock 1 - P 100.0 R 45.0 F 55.0
clk_i
       Reset
               0 - P 100.0 R 55.0 F 45.0
res_i
_____
TEST MODE: Internal_scan_protocol
VIEW : Existing DFT
_____
Port SignalType Active Hookup Timing Usage
      -----
test mode_i Constant 1 -
mem_data_o[0] ScanDataOut -
mem_data_i[0] ScanDataIn - -
scan_enable_i ScanEnable 1 -
       ScanMasterClock 1 - P 100.0 R 45.0 F 55.0
clk_i
       MasterClock 1 - P 100.0 R 45.0 F 55.0
clk_i
       Reset 0 - P 100.0 R 55.0 F 45.0
res_i
```

```
TEST MODE: Internal_scan
VIEW : Existing DFT
_____
Port
      SignalType Active Hookup Timing Usage
-----
     ----- -----
test_mode_i Constant 1 -
mem_data_o[0] ScanDataOut -
mem_data_i[0] ScanDataIn - -
scan_enable_i ScanEnable 1
       ScanMasterClock 1 - P 100.0 R 45.0 F 55.0
clk_i
       MasterClock 1 - P 100.0 R 45.0 F 55.0
clk i
       Reset
               0 - P 100.0 R 55.0 F 45.0
res i
_____
TEST MODE: Mission mode user
VIEW : Existing DFT
_____
Port SignalType Active Hookup Timing Usage
       ----- -----
test_mode_i Constant 1 -
mem_data_o[0] ScanDataOut -
mem_data_i[0] ScanDataIn - -
scan_enable_i ScanEnable 1 -
       ScanMasterClock 1 - P 100.0 R 45.0 F 55.0
clk i
       MasterClock 1 - P 100.0 R 45.0 F 55.0
clk i
       Reset 0 - P 100.0 R 55.0 F 45.0
res i
_____
TEST MODE: Mission_mode_protocol
VIEW : Existing DFT
_____
       SignalType Active Hookup Timing Usage
Port
       ----- ----- -----
test_mode_i Constant 1 -
mem_data_o[0] ScanDataOut -
mem_data_i[0] ScanDataIn - -
scan_enable_i ScanEnable 1 -
       ScanMasterClock 1 - P 100.0 R 45.0 F 55.0
clk i
       MasterClock 1 - P 100.0 R 45.0 F 55.0
clk i
                  - P 100.0 R 55.0 F 45.0
       Reset
               0
res i
_____
TEST MODE: Mission_mode
VIEW : Existing DFT
_____
Port SignalType Active Hookup Timing Usage
----- ----- -----
test_mode_i Constant 1 -
mem_data_o[0] ScanDataOut - -
mem_data_i[0] ScanDataIn -
scan_enable_i ScanEnable 1 -
```

\*\*\*\*\*\*\*\*\*\*\*\*\*

Report: DFT configuration

Design: cpu

Version: B-2008.09-SP3

Date: Wed Nov 25 08:48:25 2015

\*\*\*\*\*\*\*\*\*\*\*\*

DFT Structures Status \_\_\_\_\_ Scan: Enable Fix Sets: Disable Disable Fix Resets: Fix Clocks: Disable Fix Busses: Enable Fix Bdirectional Ports: Enable Fix X Propagation: Disable **Control Points:** Disable Observe Points: Disable Logic BIST: Disable Wrapper: Disable Disable Boundary scan: Scan Compression: Disable Pipeline Scan Data: Disable **Clock Controller:** Disable ConnectClockGating: Enable Mode Decoding Style: **Binary** 

# 2 Golden Simulation

Die Simulation lief ohne Fehler durch. Zum Testen wurde das Assemblerprogramm einer früheren Übung verwendet. Unten befindet sich die Ausgabe der Simulation.

```
# Loading timing data from ../syn/netlist/cpu.sdf

# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.

# Time: 0 ps Iteration: 0 Instance: /cpu_tb File: ../src/cpu_tb.vhd

run -all

# Assembling 0308 lines complete, code & data size 00579 words

# Write Memory Dump File: from address 8000h size 00512 words
```