Project 1. MIPS Assembler

Due 23:59, April. 1st

TA: Seunghyo Kang, Daehyeon Baek

1. Introduction

The objective of the first project is to implement a **MIPS ISA assembler**. The assembler is a tool which converts assembly codes to a binary file. This project is intended to help you understand the MIPS ISA instruction set.

The assembler you are going to design is a simplified assembler which does not support linking process, and thus you do **not need to add the symbol and relocation tables** for each.

You should implement the assembler which can convert a subset of the instruction set shown in the following table. In addition, your assembler must handle labels for jump/branch targets, and labels for the static data section.

**If you have any questions related to the project, please ask them on the email(<u>cs311 ta@casys.kaist.ac.kr</u>) or office hour. The assigned TA(Seunghyo Kang, Daehyeon Baek) will answer them whenever possible.

- Instruction Set

The detailed information regarding instructions are in the green card page of textbook. They are also attached in the following two pages.

ADDIU	ADDU	AND	ANDI	BEQ	BNE	J
JAL	JR	LUI	LW	LA*	NOR	OR
ORI	SLTIU	SLTU	SLL	SRL	SW	SUBU

MIPS Reference Data

ON SE	Т		OPCODE						
			OPCODE						
			/ FUNCT (Hex)						
			(1) 0 / 20 _{hex}						
		The same of the sa	(1,2) 8 _{hex}						
			(2) 9 _{hex} 0 / 21 _{hex}						
			0 / 24 _{hex}						
		and the second s							
andi	1		(3) c _{hex}						
beq	I	PC=PC+4+BranchAddr	(4) 4 _{hex}						
bne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4) 5 _{hex}						
j	J	PC=JumpAddr	(5) 2 _{hex}						
jal	J	R[31]=PC+8;PC=JumpAddr	(5) 3 _{hex}						
jr	R	PC=R[rs]	0 / 08 _{hex}						
lbu	1	R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}	(2) 24 _{hex}						
lhu	1	R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2) 25 _{hex}						
11	I	R[rt] = M[R[rs] + SignExtImm]	(2,7) 30 _{hex}						
lui	I	R[rt] = {imm, 16'b0}	f _{hex}						
lw	1	R[rt] = M[R[rs] + SignExtImm]	(2) 23 _{hex}						
nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$	0 / 27 _{hex}						
or	R	R[rd] = R[rs] R[rt]	0 / 25 _{hex}						
ori	1	R[rt] = R[rs] ZeroExtImm	(3) d _{hex}						
slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	0 / 2a _{hex}						
slti	1	R[rt] = (R[rs] < SignExtImm)?							
sltiu	1	R[rt] = (R[rs] < SignExtImm) ? 1:0	(2.6) b _{hex}						
sltu	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	(6) 0/2b _{bex}						
sll	R		0 / 00 _{hex}						
srl	R	Committee Commit	0 / 02 _{hex}						
		M[R[rs]+SignExtImm](7:0) =							
SD	1	R[n](7:0)	(2) 28 _{hex}						
sc	1	$\begin{aligned} M[R[rs]+SignExtImm] &= R[rt]; \\ R[rt] &= (atomic)? 1: 0 \end{aligned}$	(2,7) 38 _{hex}						
sh	1	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2) 29 _{hex}						
sw	I	M[R[rs]+SignExtImm] = R[rt]	(2) 2b _{hex}						
sub	R	R[rd] = R[rs] - R[rt]	(1) 0/22 _{hex}						
subu	R	R[rd] = R[rs] - R[rt]	0 / 23 _{hex}						
Subtract Unsigned R R[rd] = R[rs] - R[rt] 0 / 23 _{hex} (1) May cause overflow exception (2) SignExtImm = { 16{immediate[15]}, immediate } (3) ZeroExtImm = { 16{1b'0}, immediate } (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 } (5) JumpAddr = { PC-4[31:28], address, 2'b0 } (6) Operands considered unsigned numbers (vs. 2's comp.) (7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic									
	NIC add addiu addiu addiu addiu and andi beq beq beq beq lbne j jal jr lbu lhu ll lui lw nor ori slt sltiu s	NIC MAT add R addi I addiu I addiu I addiu I addiu R and R and R and I beq I bbeq I bbeq I lbne I j J jr R lbu I lui I lui I lui I lui I sltu R sor R sor R sor I sltu R sltu I s	add R R[rd] = R[rs] + R[rt] addi I R[rt] = R[rs] + SignExtImm addiu I R[rt] = R[rs] + SignExtImm addu R R[rd] = R[rs] + R[rt] and R R[rd] = R[rs] & R[rt] and I R[rt] = R[rs] & R[rt] and I R[rt] = R[rs] & ZeroExtImm beq I if(R[rs] == R[rt])						

BASIC INSTRUCTION FORMATS

R	opcode	rs	rt	rd	shamt	funct
	31 26	25 21	20 16	15 11	10 6.5	
	opcode	rs	rt		immediate	
	31 26	25 21	20 16	15		
	opcode			address		
	31 26	25				

ARITHMETIC CORE INSTRUCTION SET

Ammini	11110	1110	(2)	OICODE
				/ FMT /FT
		FOR-		/ FUNCT
NAME, MNEMO	NIC	MAT	OPERATION	(Hex)
Branch On FP True	bolt	FI	if(FPcond)PC=PC+4+BranchAddr (4)	11/8/1/
Branch On FP False	bolf	FI	if(!FPcond)PC=PC+4+BranchAddr(4)	11/8/0/
Divide	div	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0//-1a
Divide Unsigned	divu	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] (6)	0///1b
FP Add Single	add.s	FR	F[fd] = F[fs] + F[ft]	11/10//0
FP Add		FR	$\{F[fd],F[fd+1]\} = \{F[fs],F[fs+1]\} +$	11/11//0
Double	add.d	FR	{F[ft],F[ft+1]}	11/11//0
FP Compare Single	c.x.s*	FR	FPcond = (F[fs] op F[ft]) ? 1 : 0	11/10//y
FP Compare	c.x.d*	FR	$FPcond = (\{F[fs], F[fs+1]\}) op$	11/11//v
Double	c.r.a	FK	(F[ft],F[ft+1]))?1:0	11/11//3
	rle) (op is =	==, <, or <=) (y is 32, 3c, or 3e)	
FP Divide Single	div.s	FR	F[fd] = F[fs] / F[ft]	11/10//3
FP Divide	div.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} /$	11/11//3
Double			{F[ft],F[ft+1]}	
FP Multiply Single	mul.s	FR	F[fd] = F[fs] * F[ft]	11/10//2
FP Multiply	mul.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} *$	11/11//2
Double			{F[ft],F[ft+1]}	
	sub.s	FR	F[fd]=F[fs]-F[ft]	11/10//1
FP Subtract	sub.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} -$	11/11//1
Double	000.0		{F[ft],F[ft+1]}	
Load FP Single	lwcl	I	F[rt]=M[R[rs]+SignExtImm] (2)	
Load FP	ldc1	1	F[rt]=M[R[rs]+SignExtImm]; (2)	35//
Double			F[rt+1]=M[R[rs]+SignExtlmm+4]	
Move From Hi	mfhi	R	R[rd] = Hi	0 ///10
Move From Lo	mflo	R	R[rd] = Lo	0 ///12
Move From Control	mfc0	R	R[rd] = CR[rs]	10 /0//0
Multiply	mult	R	$\{Hi,Lo\} = R[rs] * R[rt]$	0///18
	multu	R	$\{Hi, Lo\} = R[rs] * R[rt] $ (6)	
Shift Right Arith.	sra	R	R[rd] = R[rt] >> shamt	0//-3
Store FP Single	swc1	I	M[R[rs]+SignExtImm] = F[rt] (2)	39//
Store FP	sdc1	T	M[R[rs]+SignExtImm] = F[rt]; (2)	3d//
Double	Juci	*	M[R[rs]+SignExtImm+4] = F[rt+1]	

2) OPCODE

FLOATING-POINT INSTRUCTION FORMATS

FR	opcode		fmt			ft		fs	S	fd	funct	
	31	26	25	21	20		16	15	11	10 6	5	0
FI	opcode		fint			ft				immediate		
	31	26	25	21	20		16	15				0

PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if(R[rs] < R[rt]) PC = Label
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	$if(R[rs] \le R[rt]) PC = Label$
Branch Greater Than or Equal	bge	if(R[rs]>=R[rt]) PC = Label
Load Immediate	11	R[rd] = immediate
Move	move	R[rd] = R[rs]

REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
Szero	0	The Constant Value 0	N.A.
Sat	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
Sa0-Sa3	4-7	Arguments	No
St0-St7	8-15	Temporaries	No
Ss0-Ss7	16-23	Saved Temporaries	Yes
St8-St9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
Sgp	28	Global Pointer	Yes
Ssp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
Sra	31	Return Address	Yes

© 2014 by Elsevier, Inc. All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 5th ed.

Addresses

MIPS	(1) MIPS	(2) MIPS		D		Hexa-	ASCII	Davi	Hexa-	ASCII
opcode	funct	funct	Binar	5	eci-		Char-	Deci-	deci-	Char-
(31:26)	(5:0)	(5:0)			mal	mal	acter	mal	mal	acter
(1)	sll	add.f	00 000	00	0	0	NUL	64	40	(a)
3.4		sub.f	00 000)1	1	1	SOH	65	41	A
j	srl	mul.f	00 001	0	2	2	STX	66	42	В
jal	sra	div.f	00 001	1	3	3	ETX	67	43	C
beq	sllv	sqrt.f	00 010	00	4	4	EOT	68	44	D
bne		abs.f	00 010		5	5	ENQ	69	45	E
blez	srlv	mov.f	00 011		6	6	ACK	70	46	F
bgtz	srav	neg.f	00 011		7	7	BEL	71	47	G
addi	jr		00 100		8	8	BS	72	48	H
addiu	jalr		00 100		9	9	HT	73	49	I
slti	movz		00 101		10	a	LF	74	4a	J
sltiu	movn		00 10		11	b	VT FF	75 76	4b 4c	K L
andi	syscall	round.w.f	00 110		13	c d	CR	77	4d	M
ori	break	trunc.w.f	00 111		14	e	SO	78	4e	N
xori	arma	ceil.w.f	00 11		15	f	SI	79	4f	0
141	sync mfhi	11001.W.)	01 000		16	10	DLE	80	50	P
(2)	mthi		01 000		17	11	DC1	81	51	Q
(2)	mflo	movz.f	01 001		18	12	DC2	82	52	R
	mtlo	movn.f	01 00		19	13	DC3	83	53	S
		2	01 010		20	14	DC4	84	54	T
100			01 010)1	21	15	NAK	85	55	U
			01 01		22	16	SYN	86	56	V
			01 01	11	23	17	ETB	87	57	W
	mult		01 100		24	18	CAN	88	58	X
	multu		01 100		25	19	EM	89	59	Y
	div		01 10		26	1a	SUB	90	5a	Z
	divu		01 10		27	16	ESC	91	5b	[
			01 110		28	10	FS	92	5c	
			01 110		29	1d	GS	93	5d	Š
L.			01 11		30	le	RS	94	5e	
			01 11		31	1f	US	95	5f 60	
1b	add	cvt.s.f	10 000		32	20	Space !	97	61	a
lh lwl	addu sub	cvt.d,f	10 00		34	22	.,	98	62	b
lwi	subu		10 00		35	23	#	99	63	c
1bu	and	cvt.w.f	10 010		36	24	S	100	64	d
lhu	or		10 010		37	25	%	101	65	e
lwr	xor		10 01		38	26	&	102	66	f
	nor		10 01		39	27	,	103	67	g
sb			10 10	00	40	28	(104	68	h
sh			10 10		41	29)	105	69	i
swl	slt		10 10	10	42	2a	*	106	6a	j
sw	sltu		10 10		43	2b	+	107	6b	k
			10 11		44	2c		108	6c	1
1			10 11		45	2d	*	109	6d	m
SWI			10 11		46	2e		110	6e	n
cache			10 11		47	2f	/	111	6f	0
11	tge	c.f.f	11 00		48	30	0	112	70	p
lwcl	tgeu	c.un.f	11 00		49	31	1	113	71	q
1wc2	tlt	c.eq.f	11 00		50	32	2	114	72	r
pref	tltu	c.ueg.	11 00		51	33	3	115	73 74	s t
1 4-1	teq	c.olt.f	11 01		53	35	5	117	75	u
ldc1 ldc2	tne	c.ult.f	11 01		54	36	6	118	76	v
1002	CITC	c.ule,f	11 01		55	37	7	119	77	w
SC		c.sf.f	11 10		56	38	8	120	78	X
swc1		c.ngle.f	11 10		57	39	9	121	79	y
swc2		c.seq.f	11 10		58	3a	1	122	7a	Z
		c.ngl.f	11 10		59	3b	;	123	7b	{
		c.lt.	BOHOLLOW,	00	60	3c	<	124	7c	
sdcl		c.nge,f	11 11		61	3d	=	125	7d	}
sdc2		c.le,f	11 11		62	3e		126	7e	~
		c.ngt.f	11 11	11	63	3f	?	127	7f	DEL
713	1 (01 00)	0								

OPCODES, BASE CONVERSION, ASCII SYMBOLS

(1) opcode(31:26) == 0 (2) opcode(31:26) == 17_{ten} (11_{hex}); if fmt(25:21)== 16_{ten} (10_{hex}) f = s (single); if fmt(25:21)== 17_{ten} (11_{hex}) f = d (double)

IEEE 754 FLOATING-POINT STANDARD

3

 $(-1)^S \times (1 + Fraction) \times 2^{(Exponent - Bias)}$ where Single Precision Bias = 127, Double Precision Bias = 1023.

IEEE Single Precision and Double Precision Formats:

31

M

S Exponent

IEEE 754 Symbols Exponent Fraction Object ± 0 0 **±0** ± Denorm anything ± Fl. Pt. Num. 1 to MAX - 1 MAX 0 ±00 MAX **≠()** NaN S.P. MAX = 255, D.P. MAX = 2047

4

	S	Exp	onent	Frac	tion >>	-
MEMOF	63 RY A	62 LLOCAT	52 51 ION	STACK	FRAME	0
Ssp —	▶ 7f	ff fffc _{hex}	Stack	65.	Argument 6 Argument 5	Higher Memory Addresses
Son	1000	8000 _{hex}	Dynamic Data	\$fp →	Saved Registers	Stack Grows
Jgp -		0000 _{hex}	Static Data	e	Local Variables	\
рс →	0040	0000 _{hex}	Text	\$sp		Lower Memory

DATA ALIGNMENT


Ohex

			le Word	Doub			
	ord	W			rd	Wo	
word	Halfw	word	Half	word	Halfy	ord	Halfw
Byte	Byte	Byte	Byte	Byte	Byte Byte		Byte
7	Byte 6	5	4	3	Byte 2	Byte	Byte

Value of three least significant bits of byte address (Big Endian)

EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS

Reserved



BD = Branch Delay, UM = User Mode, EL = Exception Level, IE =Interrupt Enable

EXCEPTION CODES

Number	Name	Cause of Exception	Number	Name	Cause of Exception
0	Int	Interrupt (hardware)	9	Bp	Breakpoint Exception
4	AdEL	Address Error Exception (load or instruction fetch)	10	RI	Reserved Instruction Exception
5	AdES	Address Error Exception (store)	11	CpU	Coprocessor Unimplemented
6	IBE	Bus Error on Instruction Fetch	12	Ov	Arithmetic Overflow Exception
7	DBE	Bus Error on Load or Store	13	Tr	Trap
8	Sys	Syscall Exception	15	FPE	Floating Point Excepti

SIZE PREFIXES

	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL
103	Kilo-	К	210	Kibi-	Ki	1015	Peta-	P	250	Pehi-	Pi
104	Mega-	М	220	Meht-	Mi	1014	Exa-	E	260	Exhi-	EI
109	Giga-	G	230	Gibi-	Gi	1021	Zetta-	z	276	Zebi-	21
1012	Tera-	T	2**	Tehi-	73	1024	Yorta-	Y	200	Yobi-	Yi

- Only instructions for unsigned operations need to be implemented. (addu, addiu, subu, sltiu, sltu, sll, srl)
- However, the immediate fields and offset fields for certain instructions are sign extended to allow negative numbers (addiu, sltiu, beq, bne, lw, sw). So you must implement the assembler to read the fields as signed-extended bits.
- Only loads and stores with 4B word need to be implemented.
- The assembler must support decimal and hexadecimal numbers (0x) for the immediate field, and .data section.
- The register name is always "\$n" n ranges from 0 to 31.
- la (load address) is a pseudo instruction; it should be converted to one or two assembly instructions.

la \$2, VAR1 : VAR1 is a label in the data section

→ It should be converted to lui and ori instructions.

lui \$register, upper 16bit address ori \$register, lower 16bit address If the lower 16bit address is 0x0000, the ori instruction is useless.

Case1) load address is 0x1000 0000 lui \$2, 0x1000 Case2) load address is 0x1000 0004 lui \$2, 0x1000 ori \$2, \$2, 0x0004

- Directives

.text

- indicates that following items are stored in the user text segment, typically instructions
- It always starts from 0x400000

.data

- indicates that following data items are stored in the data segment
- It always starts from 0x10000000


.word

- store n 32-bit quantities in successive memory words

You can assume that the .data and .text directives appear only once, and the .data must appear before .text directive.

Assume that each word in the data section is initialized (Each word has an initial value).

- Memory Layout



- Execution command:

> ./runfile <assembly file>

Your program must produce a single output file (.*o) from the input assembly file (*.s).

- Input format

- Output format

The output of the assembler is an object file which contains a single string of **ASCII** '0' and '1' characters. The ASCII string follows a simplified custom format.

- The first two words (32bits) are the size of text section, and data section.
- The next bytes are the instructions in binary. The length must be equal to the specified text section length.
- After the text section, the rest of bytes are the initial values of the data section.

The following must be the final format of binary ASCII string:

```
<text section size>
<data section size>
<instruction 1>
...
<instruction n>
<value 1>
...
<value m>
```

Please refer to the given examples for a better idea of this format.

2. Program Language

You can choose the programming language among C, and C++. Since subsequent project 2, 3, and 4 should be written in C/C++, you may want to start with C/C++ for the project to get familiar with the language, if you are not yet.

3. GitLab Repository


You must create a new repository for this project in GitLab. Please follow the instructions below step-by-step.

First, let's fork the project which the TAs have prepared.


1) Access http://cs311_2021.kaist.ac.kr/cs311/project1-mips-assembler

Examples can be found in the project.


- 2) (If prompted) Login with your GitLab account.
- 3) Click "Fork" (Please refer to the following screen shot).



4) Please choose your group.




5) Wait for git to import repository and make sure your repository is **made for your group** by checking the URL at the top of your browser. There should be your team's name.



6) Congratulations! You are ready to create a local clone of your repository.

Next, let's make a local copy. In order to work on your project you must make a local copy first.



1) Take a look of the red boxed region and copy it to your clipboard like first figure. Your URL should look similar as the following:

http://cs311_2021.kaist.ac.kr/cstest/project1-mips-assembler.git

- 2) Type the following in your working directory like second figure.
- > git clone YOUR_URL

Example) git clone http://cs311_2021.kaist.ac.kr/cstest/project1-mips-assembler.git

4) If you are successful at making a local copy, you will see a directory called "Project1-MIPS-Assembler". Under this directory you will see the tar file for examples.

Please remember that you are using the local repository as a working space. If you want to commit or submit your work, you must push your work to the remote server. Refer to the link below on how to push your work to the remote repository. (*Focus on 'commit' and 'push'*) Link: https://rogerdudler.github.io/git-guide/index.html

4. Grading Policy

Grades will be given based on the 5 examples provided for this project. Your assembler should print the correct corresponding binary code for a given MIPS code.

There are 5 codes to be graded and you will be granted 20% of total score for each correct binary code and **being "Correct" means that every digit and location is the same** to the given output of the example. If a digit is not the same, you will receive **0 score** for that example.

5. Submission (Important!!)

Make sure your code works well on your allocated Linux server.

In fact, it is highly recommended to work on your allocated server throughout this class. Your project will be graded on the same environment as your allocated Linux server.

You must include a Makefile in your submission that builds your 'assembler' into the name 'runfile'. We will be building your assembler using the `make` command. An example Makefile for c is provided in the project directory.

Submit your work to your team's GitLab repository by adding a "submit" tag. Please follow the steps below when submitting.

- 1) Commit and push your code, Makefile, and contribution.txt to your remote repository.
- 2) Type the following command in your working directory.
- 2-1) > git tag -a submit -m 'whatever message you want'
- 2-2) > git push origin submit

If there is no "submit" tag, your work will not be graded so please remember to submit your work with the tag.

6. Late Policy

You will loss 30% of your score on the first day (April 2^{nd} 0:00 ~ April 2^{nd} 23:59). We will **not** accept works that are submitted after then.

Be aware of plagiarism! Although it is encouraged to discuss with others and refer to extra materials, **copying other students or opened code is strictly banned.**

The TAs will be comparing your source code with open source codes and other team's code. If you are caught, you will receive a penalty for plagiarism.

If you have any requests or questions regarding administrative issues (such as late submission due to an unfortunate accident, GitLab is not working) please send an e-mail to the TAs(cs311_ta@casys.kaist.ac.kr)