



Detailed State Diagram for LDA_IMM

This load instruction moves information from memory into register A. Immediate addressing implies that information being put into A is provided as the operand of the instruction.




Detailed State Diagram for LDB_IMM

This load instruction moves information from memory into register B. Immediate addressing implies that information being put into B is provided as the operand of the instruction.




Detailed State Diagram for LDA_DIR

This load instruction moves information from memory into register A. Direct addressing implies that information being put into A is located at the address provided.




Detailed State Diagram for LDB_DIR

This load instruction moves information from memory into register B. Direct addressing implies that information being put into B is located at the address provided.




State Diagram for STA_DIR

The following is the state diagram for STA_DIR. This store instruction will move information from register A to memory. Direct addressing implies that the operand provides the address where A is to be stored.




State Diagram for STB_DIR

The following is the state diagram for STB_DIR. This store instruction will move information from register B to memory. Direct addressing implies that the operand provides the address where A is to be stored.




Example: State Diagram for ADD_AB

This instruction will use the ALU to add A and B and store the sum back in A. The status flags, NVZC, will also be generated by the ALU and latched by the condition code register




Example: State Diagram for SUB_AB

This instruction will use the ALU to subtract A and B and store the sum back in A. The status flags, NVZC, will also be generated by the ALU and latched by the condition code register




State Diagram for BRA

This load instruction will load the program counter with the address supplied by the operand of the instruction. This has the effect of setting the address of the next instruction to be executed to a new location in the program memory.



State Diagram for BVS

If the overflow flag is set to $V=1$ this instruction will load the program counter with the address supplied by the operand. If the flag is not asserted, $V=0$, the branch is not taken and the program counter is incremented to the next location in memory.



State Diagram for BEQ

If the zero flag is set to =1 this instruction will load the program counter with the address supplied by the operand. If the flag is not asserted, =0, the branch is not taken and the program counter is incremented to the next location in memory.

