
_	_	1
	/	
_	-/	$\cup$
	1	




- the addresses on the bus are shared between memory and peripheral devices

- examples from the LPC1768 memory map:

Device Address Kange 0x0000000 - 0x0007 ffff Flash Memory 0x10000000 - 0x1000 SRAM Memory 7FFF 0x1fff0000 - 0x1fff ROM Memory FFFF GPIO (general-purpose I(0) WART O (serial port) Ethernet 0x2009c000 - 0x2009 Efff 0 × 4000 C000 - 6×4000 CO30 off4 0×5000 0000 - 0×9000

- peripheral devices have registers mapped to speafize.



eg. UART - universal asynchronous receiver transmitter port
- Late register: Receive Buffer Register (RBR) 0x4000 c000 - control Oregister: Interrupt Enabled Register (IER) 0x4000 c004 - status register: Line Status Register (LSR) 0x4000 c014
eg. code to control UART 0 interrupts
in "uart.h"
#define JER_RBR 0x01 / 0000 00012 #define JER_THRE 0x02 // 0000 00102 #define JER_RLS 0x04 // 0000 01002
-these are "bit masks" that give names to bits in the Interrupt Enable Register
in "uart.c" bit or before IER 1010101010101
LPC_UART->IER I= IER_RBR; 00000000000000000000000000000000000
(LPC_UART->JER 1= IER_RLS; 000000000000000000000000000000000000
- setting or clearing these bits controls when the UART interrupts the processor

- how does LPC\_UART->IER address (reference) the IER register at 0x 4000 coo4

- this struct is defined in < LPC17xx.h):

ty	pedef struct &	offs	et -
a union	4	0	RBR/THRAOLL
overlays its	I wint 8_t (RBR) not soy word	1	RESERVEU
members in	_O uint8_t THR;	2	
the same	IO unt8_t DLL;	3	W
waton	uint32 t RESERVEO;	4	OLM/11-1
	5;	5	TER
	union 2	6	
	IO unt8_t DLM;	7	
	IO wint32t (IER)	,,,	
	3;		
		720	LSR
	I untert (LSR;) 0x14	• • •	
7	in war T. Nofe		
3	LPC_UART_Type Def;		1

- pointer LPC\_UART\_TypeDef \*LPC\_UART is assigned to address &x 4000 000

:. LPC\_UART-> IER references 0 × 4000 c 004

LPC\_UART = (LPC\_UART\_TypeDef\*) 0x4000c000;

-in < core\_cm3.h>

wt) #10 (input) #define \_\_ I volatile const Lype modifier that tells the compiler not to aptimize out reads or writes to this variable - means that the program cannot assign to this variable (it does not mean that it is unchanging) (enotput) #define\_\_O volatibe #define\_\_IO volatibe the volatibe keyword is needed whenever accessing memory-mapped peripherals



2) Polling I/O

- the program repeatedly check's an I/O device's status register until it sees that the device is ready to send or receive data

- in "uart.c"

uint8\_t UART Receive Char (...) { body read Line Status Register?

while (!(LPC\_UART->LSR & 0x01));

return (LPC\_UART->RBR);


return (LPC\_UART->RBR);

read From data is received

data register

- this code repeatedly reads the UART'S status register until bit 0 is a 1; then it reads a byte of data and returns it

- polling can waste processor time and block other useful execution
eg. the above polling lap in ARM assembly:  1 cycle LOOP LORB RI, [RO]  1 cycles TST RI, #0x01  2 cycles BEQ LOOP  H cycles
- the certex-M3 clock rate = 96 MHz  - the "polling rate" = 96×106 sycles /4 cycles = 24×106 sycles  - let's assume that the WART is receiving keyboard
- a fast typist a 70 words  - average English word length is 5.1 word  - the date rate of 70 word/min × 5.1 char = 5.95 char
- how many times is the status reg. polled on are rage per character received?  polls = polling rate = 24×106 lups  that = date rate = 5.95 char/s = 4.03×106  char
- a simple strategy to get more work done:  white (Hrue) {  do work  check WART status





- in all cases an exception causes a change in control flow similar to a subroutine call except that, the hardware the subroutine, not the software

applicutron code	control	interrupt
(suspended)	IRQ received	interrupt service routine (ISR)
(resumed)		

- the application code is unaware that it was interrupted
- terminology: -in general, exceptions cause "exception handlers"
  - "ISR" is another name for exception handlers
    for Interrupts
     but ARM calls ISRs "IRQHandler"

3.1) Exception Handling Mechanism

[8.2.3, 8.6]

- every exception source, including IROs, is
assigned a "vector" (a number)
- the Vector Table lists the ISR addresses for

each vector

- from " startup\_LPC17xx, s":

vector	address of
. (0	(holds initial stack pointer) Reset-Handber runs on startup or reset
c its and I	Reset-Handler runs on startup or reset
faults and 1 trop instr. 2	NMI Handler ren-maskable interrupt
(internal)	
CINACO	SVC_Handler service eals to OS
( 16	WOT_IRQHandler watchdog timer
interrupts) 17	WOT_IRQHandler watchdog timer Timer@_IRQHandler
1) 111	
(external) 21	WARTO_IRQHandler
(	

- watchdog timers are used in autonomous systems
- the application must periodically reset the
timer ("kizk the dog")
- if it doesn't and the timer reaches the
terminal count it resets the system
- it is used to recover from system failure

	(ICS)
- when an IRQ is received, the processor hardward	are:
takes 1 looks up the handler address in the vector	table
stack (stack pointer, general-purpose register)  or program counter, status register  or 3 invokes the exception handler (ISR)	sters,
- When the ISR exits, the hardware:	
	stack
yells a resumes the execution context from the	
3.2) Multiple Interrupts	[8.3]
- each exception source (IRW) is assigned a	priority
- IRQs of higher priority can interrupt IS	
application code control flux  low priority ISRO high priority  IRA -> ISRO  high FRQ	ISR 1
	=

- ISRs of lower-priority IRQs wait for the ISRs of higher-priority IRQs to finish and then run before the application code is resumed
- 3.3) Interrupt Service Routines (ISRs)
  - normally, dealing with the condition needing service clears the interryst request (IRQ)

    e.g. reading received data from the UART

    e.g resetting the timer
  - if the IRQ is not cleared, the ISK will be re-invoked when it exists
    - sometimes it is necessary to disable IROS on a peripheral device (by writing to its control register)
    - rules for ISRs
      - 1) keep it short
      - 2) use in-memory buffers to pass data to/from the application
      - (3) if an ISR calls a function, the function must be "re-entrant"

- re-entrant functions can be executed while another instance is executing i.e. can be called concurrently - they cannot use global or static variables
e.g. unt32t countups () { Statiz unt32 t count; count = count + 1; only one copy that B'shared by all return count; invocations of the Suretion - like, a global variable but with local scope - initialized to o on program load application, -in data section (sare context) country; cresture contests) -read count [9] -add 1 (save context) (pesture context) countup: - gove count tread count -odd 1 -store count

- to use a non-reentrant function in an ISR, you need to disable interrupts

e.g. \_\_ disable\_irq(); {

countup();

}\_\_enable\_irq();

-- disable\_ing() and \_enable\_ing() are part of
the Cortex Microconfroller Software Interface
Standard (CMSIS)

- printf() and mallor() are not re-entrant
but as of CII standard thy are "thread-safe"
(by adding mutex locks)