





vitb - [C:/Users/kamal/vitb/vitb.xpr] - Vivado 2019.1

File Edit Flow Tools Reports Window Layout View Run Help Q: Quick Access Ready

Flow Navigator

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design

PROGRAM AND DEBUG

SIMULATION - Behavioral Simulation - Functional - sim_1 - tb

Scope Sources Objects Protocol Instances

Untitled 3

1,175 ps

Name	Value	0 ps	500 ps	1,000 ps	1,500 ps	2,000 ps	2,500 ps	3,000 ps	3,500 ps	4,000 ps	4,500 ps	5,000 ps	5,500 ps	6,000 ps
a	0													
b	1													
x	1													

Tcl Console Messages Log

vitb - [C:/Users/kamal/vitb/vitb.xpr] - Vivado 2019.1

File Edit Flow Tools Reports Window Layout View Help Q: Quick Access Ready

Flow Navigator ELABORATED DESIGN - xc7s15ftgb196-1 ? x

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design
 - Report Methodology
 - Report DRC
 - Report Noise
 - Schematic

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

Project Summary x Schematic x xorgate.v x tb.v x Schematic (2) x ? x

1 Cell 3 I/O Ports 3 Nets

a b

x_i

I0 I1

O

RTL_XOR

x

Tcl Console Messages Log Reports Design Runs

vitb - [C:/Users/kamal/vitb/vitb.xpr] - Vivado 2019.1

FileEditFlowToolsReprtsWindowLayoutViewHelpQ: Quick AccessReady

Flow Navigator

PROJECT MANAGER

Settings

Add Sources

Language Templates

IP Catalog

IP INTEGRATOR

Create Block Design

Open Block Design

Generate Block Design

SIMULATION

Run Simulation

RTL ANALYSIS

Open Elaborated Design

Report Methodology

Report DRC

Report Noise

Schematic

ELABORATED DESIGN * - xc7s15ftgb196-1

Find Results

Name	Direction	Interface	Neg Diff Pair	Package Pin	Fixed	Bank	I/O Std	Vcco	Vref	Drive Strength	Slew Type	Pull Type	Off-Chip Te
a	IN			J1	✓	34	LVC MOS33*	3.300				NONE	NONE
b	IN			K3	✓	34	LVC MOS33*	3.300				NONE	NONE
x	OUT			L1	✓	34	LVC MOS33*	3.300		12	SLOW	NONE	FP_VTT_50

