


Course Title:	Electronic Circuits 1
Course Number:	ELE404
Semester/Year	Winter 2024

Instructor	Dr. Fei Yuan
------------	--------------

Assignment/Lab number	
Assignment/Lab title	Design Project

Submission Date	2024-04-7
Due Date	2024-04-7

Student Last Name	Student First Name	Student Number	Section	Signature
Dabban	Kamal	xxxx8876	3	

**By signing above you attest that you have contributed to this submission and confirm that all work you have contributed to this submission is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at: <http://www.ryerson.ca/senate/policies/pol60.pdf>.*

Table of Contents

1. Introduction.....	3
2. Objectives.....	3
3. Circuit under Test.....	4
4. Experimental Results.....	10
5. Conclusions and Remarks.....	14

1. Introduction:

In this project, I will design a BJT amplifier circuit that accommodates the required specifications mentioned in the objectives section. This report contains 5 sections each with its respective purpose. To help explain why the chosen design was used.

2. Objectives:

The objective of this Design Project was to build a BJT amplifier circuit that meets the following specifications:

- 1) Power Supply: +10V relative to the ground.
- 2) Quiescent current drawn from the power supply: no larger than 10mA.
- 3) No-load voltage gain (at 1kHz): $A_{vol} = 50(\pm 10\%)$.
- 4) Maximum no-load output voltage swing (at 1kHz): no smaller than 8V peak to peak.
- 5) Loaded voltage gain (at 1kHz and with $R_L = 1k\Omega$): no smaller than 90% of the no-load voltage gain.
- 6) Maximum loaded output voltage swing (at 1kHz and $R_L = 1k\Omega$): no smaller than 4V peak to peak.
- 7) Input resistance (at 1kHz): no smaller than $20k\Omega$.
- 8) Amplifier type: inverting or non-inverting.
- 9) Type of transistors: BJT.
- 10) Number of transistors (stages): no more than 3.
- 11) Resistances permitted: values smaller than $220k\Omega$ from the E24 series.
- 12) Capacitors permitted: $0.1\mu F$, $1\mu F$, $2.2\mu F$, $4.7\mu F$, $10\mu F$, $47\mu F$, $100\mu F$, $220\mu F$.
- 13) Other components (BJTs, diodes, Zener diodes etc.): only from your ELE404 lab kit.
- 14) Source resistance must be 600Ω for all tests.

3. Circuit Under Test:

The Configuration:

From **Schematic 1**, I chose the following configuration to meet the requirements for this project:


Stage 1: CC amplifier

Stage 2: CE amplifier

Stage 3: CE amplifier

These amplifiers were chosen to acquire the desired gain that was specified easily. The reason why I chose a CC amplifier as my initial stage (Stage 1) was to achieve the required input resistance (greater than $20k\Omega$), where the output resistance is small in a CC amplifier, unlike the

input resistance. As for my 2nd and 3rd stages, I chose a CE amplifier to reach a high voltage gain of 50. (check specifications) Where the 2nd stage amplified the signal by roughly 5. Then, this gain was further amplified by about 10, from the 3rd stage CE amplifier. This brings a total gain of around 50.



Schematic 1: shows the full circuit containing a CC to CE to CE amplifiers.

Analysis:

Ele 404 Design Project:

Kamal Dabban

501188876


5/04/2024

Analysis:

(Break the original circuit into 3 part for easy analysis)

Stage I:

Analysing CC-Amp @ DC: (C_1 and C_2 are open circuit)



$$V_B = \frac{R_2}{R_2 + R_1} (10)$$

For BJT to be in active mode ($V_{BE} = 0.7V$):


$$\therefore V_{BE} = V_B - V_E = 0.7V$$

$$\therefore V_E = V_B - 0.7V = V_O$$

$$\therefore V_C = 10V$$

Note: $I_E = I_C + I_B$ and $I_C = \beta I_B$

Analysing CC-Amp @ AC: (C_1 and C_2 are short circuit)



$$I_B + \beta I_B = \frac{V_x}{r_e + R_E}$$

$$I_B (1 + \beta) = \frac{V_x}{r_e + R_E}$$

$$I_B = \frac{V_x}{r_e + R_E} \left(\frac{1}{1 + \beta} \right)$$

KCL @ V_x :

$$I_x + \beta I_B = \frac{V_x}{r_e + R_E} + \frac{V_x}{R_1 // R_2}$$

$$V_x \left(\frac{1}{r_e + R_E} + \frac{1}{R_1 // R_2} \right) = \beta I_B + I_x$$

$$V_x \left(\frac{1}{r_e + R_E} + \frac{1}{R_1 // R_2} \right) = \frac{V_x}{r_e + R_E} \left(\frac{\beta}{1 + \beta} \right) + I_x$$

$$V_x \left(\frac{1}{r_e + R_E} + \frac{1}{R_1 // R_2} \right) - \frac{V_x}{r_e + R_E} \left(\frac{\beta}{1 + \beta} \right) = I_x$$

$$V_x \left(\frac{1 - \frac{\beta}{\beta + 1}}{r_e + R_E} \right) + \frac{V_x}{R_1 // R_2} = I_x$$


$$V_x \left[\frac{1 - \frac{\beta}{\beta + 1}}{r_e + R_E} + \frac{1}{R_1 // R_2} \right] = I_x$$

$$\therefore \frac{V_x}{I_x} = R_{in} = \left[\frac{1 - \frac{\beta}{\beta + 1}}{r_e + R_E} + \frac{1}{R_1 // R_2} \right]$$

ELE404 Design Project

$$r_e = \frac{V_T}{I_B(1+\beta)}$$

$$V_{BB} = V_{CC} \left(\frac{R_2}{R_1 + R_2} \right)$$



KVL @ #1:

$$V_{BB} = R_{BB}I_B + 0.7 + (1+\beta)R_E I_B$$

$$V_{BB} = 0.7 + I_B [R_{BB} + (1+\beta)(R_E)]$$

$$\therefore I_B = \frac{V_{BB} - 0.7V}{R_{BB} + (1+\beta)(R_E)}$$

Note:

By picking values for R_1 and R_2 in $k\Omega$ ranges. What our DC bias is since it will change I_B by a tiny bit. So as long as the chosen DC Voltage bias is greater than 0, we should be ok.

Let $R_1 = 56k\Omega$ and $R_2 = 47k\Omega$.

$$V_{BB} = V_{CC} \left(\frac{47k}{56k + 47k} \right) = 4.563V$$

$$\therefore R_{BB} = \left(\frac{1}{56k} + \frac{1}{47k} \right)^{-1} \approx 25.6k\Omega$$

$$\therefore I_B = \frac{V_{BB} - 0.7}{25.6k + (151)(1.3k)} = 1.741 \times 10^{-5} A$$

I chose this value for R_E because when we cascade the multiple stage, the equation of I_B

$$\text{becomes: } I_B = \frac{V_{BB} - 0.7}{R_{BB} + 151(R_E // R_C)}$$

\therefore if R_E is small, I_B is small which doesn't affect r_e .

$$\therefore r_e = \frac{V_T}{I_B(\beta+1)} = \frac{26 \times 10^{-3}}{1.741 \times 10^{-5}(151)} = 9.89\Omega$$


$$\therefore R_{in} = \frac{1}{\left[\frac{1 - \frac{\beta}{\beta+1}}{r_e + R_E} + \frac{1}{R_1 // R_2} \right]} = \frac{1}{\frac{1 - \frac{150}{151}}{9.89 + 1.3k} + \frac{1}{56k // 47k}} \approx 22.63k\Omega$$

The gain of CC Amp:

$$\text{KCL @ } V_o: \frac{V_o}{R_E} + \frac{V_o - V_x}{r_e} = 0 \rightarrow V_o \left(\frac{1}{R_E} + \frac{1}{r_e} \right) = \frac{V_x}{r_e}$$

$$\therefore \frac{V_o}{V_x} = \frac{1}{r_e \left(\frac{1}{R_E} + \frac{1}{r_e} \right)} = \frac{1}{\frac{r_e}{R_E} + 1} = 0.992 \approx 1$$

Stage 2:



$$V_{BB} = V_{cc} \left(\frac{R_2}{R_2 + R_1} \right)$$

$$R_{BB} = R_1 \parallel R_2$$

$$R_E = R_{E1} \parallel R_{E2}$$

KCL @ V_o :

$$\frac{V_s}{R_c} = \beta I_B = \frac{\beta}{\beta + 1} I_E = \alpha \frac{V_s}{r_e + R_E}$$

$$\therefore V_s = \frac{\alpha V_s R_c}{r_e + R_c}$$

No-load gain: $\frac{V_o}{V_s} = \frac{\alpha R_c}{r_e + R_E}$

Loaded gain: $\frac{V_o}{V_s} = \frac{\alpha (R_c \parallel R_L)}{r_e + R_E}$

Input resistance: $R_{in} = \frac{V_x}{I_x}$

KCL @ V_x :


$$I_x = \frac{V_x}{R_{BB}} + I_E (1 - \alpha)$$

$$= \frac{V_x}{R_{BB}} + \frac{V_x}{r_e + R_E (1 - \alpha)}$$

$$= \frac{V_x}{R_{BB}} + \frac{V_x}{r_e + R_E (1 - \frac{\beta}{\beta + 1})}$$

$$= \frac{V_x}{R_{BB}} + \frac{V_x}{r_e + R_E} \left(\frac{1}{\beta + 1} \right)$$

$$\therefore \frac{V_x}{I_x} = R_{in} = R_{BB} \parallel (\beta + 1)(r_e + R_E)$$



ELE404 Design Project



KVL @ #1:

$$V_{BB} = R_{BB} I_B + 0.7 + R_E (1+\beta) I_B$$

$$V_{BB} = 0.7 + I_B [R_{BB} + R_E (1+\beta)]$$

$$\therefore I_B = \frac{V_{BB} - 0.7}{R_{BB} + R_E (1+\beta)}$$

Since we need I_B to be large, we need to use a small R_E in the $k\Omega$ range. This is to properly DC bias the CE Amplifier.

$$\text{Let } R_{E1} = 3.9 k\Omega$$

Since we already met the requirement for the R_{in} to be greater than $20 k\Omega$. I will not be concerned about R_{in} unless it affects the gain.

$$\therefore \text{Let } R_1 = 12 k\Omega \text{ and } R_2 = 3.9 k\Omega$$

$$\therefore R_{BB} = \left(\frac{1}{12k} + \frac{1}{3.9k} \right)^{-1} \approx 2.94 k\Omega$$

Since we need a big I_B to decrease our r_e . This could be use to increase our gain. To do that, we will use a small R_{E2} with respect to R_E .

$$\therefore R_{E2} = 430 \Omega$$

$$V_{BB} = 10 \left(\frac{3.9k}{12k + 3.9k} \right) = 2.453 V$$

$$I_B = \frac{2.453 - 0.7}{2.94k + 151(3.9k // 0.43k)} = 2.854 \times 10^{-5} A$$

$$r_e = \frac{V_T}{I_B(\beta+1)} = \frac{26 \times 10^{-3}}{2.854 \times 10^{-5} (151)} = 6.033 \Omega$$

$$A_{v0} = \frac{\alpha R_c}{r_e + R_E} = \frac{\alpha R_c}{393.33} \rightarrow A_v = \frac{\alpha (R_c // R_L)}{393.33}$$

To Avoid distortions we will take $R_c = 2.2 k\Omega$.

$$\therefore A_{v0} = 22.98 \quad (\text{will calculate } A_v \text{ later after the 3rd stage.})$$

Stage 3:

$$V_{BB} = V_{CC} \left(\frac{R_2}{R_2 + R_1} \right)$$

Let $R_1 = 15k\Omega$ and $R_2 = 3.9k\Omega$

$$\therefore V_{BB} = 10 \left(\frac{3.9k}{15k + 3.9k} \right) = 2.063V$$

$$\therefore R_{BB} = R_1 \parallel R_2 \approx 3.1k\Omega$$

$$\therefore I_B = \frac{V_{BB} - 0.7}{R_{BB} + (\beta + 1)R_E} = \frac{2.063 - 0.7}{3.1k + 151(782.6)} = 1.124 \times 10^{-5}A$$

$$\therefore r_e = \frac{V_T}{I_B(\beta + 1)} = \frac{26 \times 10^{-3}}{1.124 \times 10^{-5}(151)} = 15.32\Omega$$

$$\therefore A_{vo} = \frac{g_m R_c}{r_e + R_E} = \frac{g_m R_c}{782.61} \quad (\text{Let } R_c = 10k\Omega)$$

$$\therefore A_{vo} = 12.69$$

Mostly used the same resistors as stage 2, but some were changed to prevent distortions and because of the $R_L = 1k\Omega$ in the circuit.

Note: $R_E = R_{E3} \parallel R_{E4}$

where $R_{E3} = 3.6k\Omega$, $R_{E4} = 1k\Omega$

$$\therefore R_E = 782.61\Omega$$

 R_{in} of 3rd stage CE Amp:

$$R_{in} = R_{BB} \parallel (\beta + 1)(r_e + R_E)$$

$$R_{in} = 3.1k \parallel 151(782.61)$$


$$R_{in} = \left(\frac{1}{3.1k} + \frac{1}{118.174k} \right)^{-1}$$

$$\therefore R_{in} = 3.021k\Omega$$


 A_v of stage 2:

$$A_v = \frac{g_m (9.1k \parallel 3.021k)}{393.33} \approx 5.73$$

4. Experimental Results:




Schematic 2: Stage 1 (CC Amplifier Circuit)




Graph 1: VI and VO waveforms of Stage 1 amplifier for schematic 2.

Comments:


The manual calculations in this stage is similar to experimental results, because the gain of this amplifier is about 1.




Schematic 3: Stage 2 (CE Amplifier Circuit)




Graph 2: VI and VO1 waveforms of Stage 2 amplifier for schematic 3.




Schematic 4: Stage 3 (CE Amplifier Circuit)



Graph 3: VI and VO2 waveforms of Stage 3 amplifier for schematic 4.



Graph 4: VI, VO1 and VO2 waveforms of all stages from schematic 1.



Graph 5: The frequency response of the whole amplifier circuit from 20Hz to 50KHz.

5. Conclusions and Remarks:

Throughout this project, I showed you that the design meets the required specifications, even though there were some distortions found in the final output waveform.

Compared to the manual calculations, the only stage that had identical waveforms was the CC amplifier (State 1). This is because the gain is very close to one (thus a constant wave), and its only purpose is to meet the input resistance requirement of greater than 20k ohms, which was not impacted by the rest of the circuit because of the emitter resistance values.

ELE404 Design Project

As for the CE amplifier in stage 2, our experimental results met the manual calculations, while using special resistance values to avoid distortions. The gains of both experimental and manual do match. Take note that VI's amplitude is 77.79 mV, while VO1 (output of stage 2 specifically) has an amplitude of 378.39 mV. Therefore our experimental gain is 4.864, which is roughly consistent with my manual gain of 5.73.

As for our CE amplifier in stage 3, our experimental results met the manual calculations, while using special resistance values to avoid distortions. The gains of both the experimental and manual do actually match. Please note that stage 3's VI has an amplitude of 378.39 mV, while VO2 (stage 3's output) is 4.01V. This means that our experimental gain is 10.60, which is roughly consistent with our manual gain of 12.69.

I believe that the reason why our experimental and manual gains have small differences yet are consistent is because of the distortions in the graph. Those could be fixed if we changed some resistance values and recalculated and simulated the project again.