
And Gate Experiments

Description:

- 1. An AND gate is a basic digital logic gate.
- 2. It has multiple inputs of a single output.
- 3. The output is high (1) if all two inputs is high (1)
- 4. The output is low (0) if at least one input is low(0)

Logic Diagram



Truth Table

A	В	Υ
0	0	0
0	1	0
1	0	0
1	1	1

Code:

Library IEEE;

Use IEEE.std_logic_1164.all;

Entity and_gate is

Port(A: in std_logic;

B: in std_logic;

Y: in std_logic;

end and_gate;

Architecture dataflow of and_gate if


begin

Y<=A and B;

end dataflow

OR Gate

Logic diagram



LOGIC OR GATE

Truth Table

Α	В	Y
0	0	0
0	1	1
1	0	1
1	1	1

Code:

Library IEEE;

U+

3.se IEEE.std_logic 1164;

Entity or_gate is

Port(A: is std_logic;

B: is std_logic;

Y: is std_logic);

End or_gate;

Architechture dataflow of or_gate is begin

Y<= A or B

End dataflow

Description:

- An OR gate is a basic digital logic gate.
- It was multiple inputs and a single output.
- The output its high (1) is at least one input is high.
- The output is low (0) if all input is low (0)

Not Gate

Description:

* A Not gate is basic digital logic gate.

* It has single input and a single output.

- The input to the NOT Gate is low, the output will be high.
- The input to the NOT Gate is high, the output will be low.

Logic Diagram:



Truth Table

Α	В
0	1
1	0

Code:

Use IEEE.std_logic__all;

Entity not_gate is

Port(A: in std_logic;

Y: out std_logic);

End not_gate;

Architecture dataflow of not_gate is

Begin

 $Y \le not A;$


End dataflow;

XOR Gate

Description:

- * An XOR Gate is a basic digital logic gate.
- * It was two input and a single output.
- * The output of an XOR gate is high if and only if the input are different.
- * When both input to the XOR gate are low or both are high, the output will be low.

Diagram:



Truth Table

A (Input 1)	B (Input 2)	X = A'B + AB'
0	0	0
0	1	1
1	0	1
1	1	0

Code:

Library IEEE;

Use IEEE.std_logic_1164.all;

Entit XOR_gate is

port(A: in std_logic;

B: in std_logic;

Y: out std_logic);

End XOR_gate;

Architecture dataflow of XOR-gate is

Begin

 $Y \le A XOR B$;


End dataflow;

NOR Gate

Description:

- * A NOR gate is a universal Gate.
- * It has two inputs and a single output.
- * It all input to the NOR gate are low, the output will be high.
- * If any input to the NOR gate if high, the output will be low.

Diagram:



Truth Table

Input A	Input B	0 = (A + B)'
0	0	1
0	1	0
1	0	0
1	1	0

Code:

Library IEEE;

Use IEEE.std_logic_1164.all;

Entity NOR_GATE is

Port(A: in std_logic;

B: in std_logic;

Y: out std_logic;

End NOR_GATE;

Architecture dataflow of NOR_GATE is

Begin

 $Y \le A \text{ nor } B$;


End dataflow;

Half Adder

Description:

- A half adder is a basic digital combination circuit used for adding two single-bit binary numbers.
- It has two inputs (typically labeled as A and B) and two outputs
 - o Sum(s): Represents the result of addition
 - o Carry(c): Represents the carry-out, which occurs when both inputs are 1.
- If both inputs are low, the sum will be low and the carry will also be low)
- If one input is low and the other is 1, the sum will be high and the carry will be low.
- If both inputs are high, the sum will be low and the carry will be high.

Diagram



Truth Table

Α	В	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Code

Lirary IEEE.std_logic_1164.all;

Entity half_adder is

Port(A: in std_logic;

B: is std_logic;

Sum: out std_logic;

Carry: Out std_logic;

End half_adder

Architecture dataflow of half_adder is

Begin

Sum <= A XOR B;

Carry<= A and B;


End dataflow;

Full Adder:Aim: Full adders are used in digital circuits for binary addition, particularly in arithmetic logic units (ALU) they are the building block for creating multiple address(such as 4 bit, 8 bit etc.) by connecting multiple address in series.

Definition:

A Full Adder is a digital circuit that adds three binary bits: two significant bits and a carry bit form a previous addition. It produces a sum and a carry output.

Diagram:



Truth Table

inputs			Out	tputs
A	В	C-IN	Sum	C - Out
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Code

Library IEEE;

Use IEEE.std_logic_1164.all;

Entity full_adder is

Port (A: in std_logic;

B: in std_logic;

C: in std_logic;

Sum: out std_logic;

Carry-out: Out std_logic);

End full_adder;

Architecture full adder-arch of full_adder is

Begin

Sum<= A X or B X or C;

Carry-out = (a and b) or (c and (a x or b)0;


End full adder_arch;

Half subtractor

Describe:-

- Half subtractor is a basic digital logic circuit.
- It has two inputs (A & B) and two outputs (Difference and Borrow).
- The Half subtractor performs subtraction by calculating.

Logic Diagram:



Truth Table

A B Diff Borrow

0 0 0 0

0 1 1 1 1

1 0 1 0

1 1 0 0

Code:

Library IEEE.std_logic_1164.all;

Entity Half_Subtractor is

Port(

A: in std_logic;

B: in std_logic;

Diff: Out std_logic;

Borrow: out std-logic;

);

End Half_Subtractor;

Architecture beahviour of Half_Subtractor is

Begin

Diff<= A XOR B;

Borrow <= NOT A AND B;


End Behavioral;

Full subtractor

Description:

- 1. A full subtractors hars three inputs: A, B, Borrowln (Bin)
- 2. It has two outputs: Difference & Borrow out (Bart)
- 3. Difference output is 1 if the number of 1st the input is odd 0 if it is even, similar to an XOR operation.
- 4. The Borrow Out (Bout) output is 1 if a borrow is needed for the next subtraction stage.

Logic Diagram:



	INPUT	OUT	PUT	
Α	В	Bin	D	Bout
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

 ${\bf Code: Library\ IEEE; Use\ IEEE. std_logic_1164.all;}$

Entity subs is:

Port(

A: in std_logic;

B: in std_logic;


Bin: in std_logic;

D: out std_logic;

Bout: out std_logic;

);End subs;
Architecture body for full subtractor
Architecture subs_arch of subs is being
Diff <= A xor B xor Bin
Bout <= (not A and B) or (Band Bin) or (not A and Bin)

End subs_qreh;



In pu	+	outpat			
Si	So	73	1 42	Υ,	10
0	0	D	0	0	A
0	l	ð	8	A	0
(0	O	A	0	0
(l	A	0	0	0

-> code:

```
library IEEE;
USE [FEE. STD_LOGIC_1164 .ALZ
entity DEMOX-1×4 is
  port
      D: in STD LOGITE, --- Import
      SEL: in STD-10GIEC NECTOR (1 down to 0); -. 2 67
      40 : out 8TD_ LOGIC , -- output 0
      Y, "out STD-106-1K", output 1
     42: out STO-LOGIC, -- output 2
      43 : out STD-logic - output 3
anchitecture Behavioral of DEMVY-1 x4 is
begin
      process (D, SEL)
  bugin. Defall all outputs to '0'

Yo c=>0',

Yo 2='0',


Yo 2='0',
```

4x1 multiplexen:

> Description:

- i) A4 x1 multiplexen is a digital eincut.
- (ii) It has four data imputs, two selection lines, and one out put,
- (ii) A multiplexero Scheets imput from multiple lines sends it to a single output line.
- (iv) multiplexer are used for signal tronsmission, data compression, and channel shaving.

Logic Diagnam ?



ed inputs

4x1 multiplexers

Truth Table &

Imputs		output
Si	So	Y
0	б	Ao
0	1	A
l	0	Az
(1	A ₃

```
Code

library TEEF;

be IEEE. STD_LOGIC_1164. ALL;

WE IEEE.STD_LOGIC

entity MUX-4x1 is

port (
A ". in STD_LOGIC; - imput 0
B ". im STD_LOGIC; - imput 1
C' im STD_LOGIC; - imput 2
C' im STD_LOGIC; - imput 3

D ". in STD_LOGIC; - imput 3

SEL: im STO_LOGIC - VECTOR (1 down to 0); - · · 2-bit self-im y: out STD_LOGIC - output

);

end MUX-4x1;
```