Each instruction type has own operations after ID:

| Stage | lw | sw | ALU | beq |
|-------|---------------------|----------------|----------------------|-----------------------------|
| EX | ADDR = rs + I | ADDR = rs + I | Result = rs op rt | Compute BTA; rs - rt |
| MEM | Data = MEM[ADDR] | MEM[ADDR] = rt | | If (rs-rt == 0) PC = BTA |
| WB | rt = Data | | rd = result | |

A more complex trace:

lw \$10, 20(\$1)

sub \$11, \$2, \$3

add \$12, \$3, \$4


lw \$13, 24(\$1)


add \$14, \$5, \$6


1/2015


Chapter 4 MIPS Processor Design


37





















| | EX | EX | EX | EX | MEM | MEM | MEM | WB | WB |
|------------|--------|--------|------------------|--------|--------|-------------|--------------|--------------|--------------|
| Instr | RegDst | ALUOp1 | ALUOp2 ALUOp0 | ALUSrc | Branch | Mem Read | Mem Write | Reg Write | Memto Reg |
| R- type | | | | | | | | | |
| lw | | | | | | | | | |
| SW | | | | | | | | | |
| beq | | | | | | | | | |



Pipeline hazards

Ideally, start/complete new instruction every cycle in pipeline.

But sometimes this may not be possible: *hazards*Hazards may result in *stalls* or *bubbles* in pipeline
(cycles where nothing happens in a stage)

3 types of pipeline hazards:

- Data hazards
- Control hazards
- Structural hazards

1/2015

Chapter 4 MIPS Processor Design

48