### **VLSI** Lab

### LABORATORY MANUAL Spring 2019



### **LAB 06**

Title of Lab Experiment: Decoder Layout Design and Simulation using available CAD Tools **Engr. Rashid Karim** 

| <br><del></del> | <del></del>            |          |
|-----------------|------------------------|----------|
| STUDENT NAME    | ROLL NO                | SEC      |
|                 |                        |          |
|                 |                        |          |
|                 |                        |          |
|                 |                        |          |
|                 | LAB ENGINEER SIGNATURE | : & DATE |

MARKS AWARDED:

/10

NATIONAL UNIVERSITY OF COMPUTER AND EMERGING SCIENCES (NUCES), **ISLAMABAD** 

Prepared by: Engr. Furqan Mehmood Version: 2.00

Last Edited by: Engr. Aneela Sabir Date: 04 Mar,2019

Verified by: Engr. Rashid Karim.

**LAB:06** 

| LAB: | 06 | Compound Gate Layout Design and Simulation |
|------|----|--|
|      |    | using available CAD Tools                  |


### 1. Learning Objectives:

- Mask level implementation of all basic cells
- Functional verification through output/input waveforms.

### 2. Software Required:

L-Edit, S-Edit, W-Edit

#### 3. Introduction:



### **Functions of masks:**

- Five masks must be used to define the transistor:
  - P Well
  - Active Area
  - Polysilicon
  - N+ implant
  - P+ implant
- · P Well, for isolation.
- · Top substrate connection.
- P+/N+ implants produce good ohmic contacts.

#### 4. Procedue:

To design layout of Decoder, you need to divide your complete design in multiple parts. You have to design inverter and nand (and + not) gates. And then combine all gates to complete decoder layout design.


| VI CI I A R | NUCES, ISLAMABAD | Page 2 of 13 |
|-------------|------------------|--------------|
|             |                  |              |

**LAB:06** 

Steps to design nand layout is given below, you can follow these steps to implement any layout design:

Designing NAND gate in L-Edit.

- Launch L-edit using: Start All Programs Tanner EDA –
   Tanner Tools v13– L-Edit v13
- 2) Create a new layout design:
  - File New
    - select "Layout"
    - under "Copy TDB...", select **<empty>** from the bottom dialog
    - Click "OK"



3) Load in the Generic0\_25um

design kit: -

File -Replace Setup

Browse to:

...Documents\Tanner EDA\Tanner Tools v13.0\L-Edit and LVS\Tech\Generic0\_25um and select the "Generic0\_25um.tbd" file Click "OK", and "OK" again.


Notice that all of the layers available in the 0\_25um design kit

are now in the drawing palette on the left.

4) Verify the technology rule


options: - Setup – Design

### **LAB:06**




- 5) Save your design according to following path.

  Documents Tanner EDA –Tanner Tools v13.0 L-Edit and LVS Tech Generic0\_25um NAND(Folder)-NANDLayout.
  - 6) Now creating layout of NAND gate(Any Dimensions Least possible will be best).



Complete layout of Decoder may look like this:




### **LAB:06**

### **Compound Gate Layout Design and Simulation using available CAD Tools**


#### 7) Extract setup -

Documents – Tanner EDA – Tanner Tools v14.1 – L-Edit and LVS – Tech - Generic0\_25um.ext Set Spice extract output file location -

C:\Documents and Settings\Administrator\My Documents\Tanner EDA\Tanner Tools v14.1\L-Edit and LVS\Tech\Generic0\_25um\AND\Cell0.spc




8) Extract your design. A spice file is generated in your target folder. Open it.




- 9) Click on insert command button. Now follow the steps.
  - → Transient Maximum time = 10n, Simulation time = 100n Click "Insert command"
  - → Files Library files Browse "Documents Tanner EDA Tanner Tools v13.0- Libraries Models Generic\_025"

Library = TT

Click "Insert command"




→ Voltage source – Pulse "For applying inputs S,A,B and VDD"




Click "Insert command"

Similarly for input voltage S:



#### → Applying VDD



→ Now settings for displaying outputs.

| MICIIAD | NUCES ISLAMARAD  | Daga 9 of 12 |
|---------|------------------|--------------|
| VLSLLAB | NUCES, ISLAMABAD | Page 8 of 13 |

Output – Transient results "Node name = A , Reference node = VSS"


Click Add

Similarly for other voltages to be printed.

Close Window

- → Add these commands at the end of your spice file
  - .op
  - .END


Spice file should look like this



→ Copy "Special Devices "and paste in your design folder.




→ Run the simulation:



### 5. Task:

Implement Layout of 1 to 2 Decoder using CMOS025 Process. Measure Area of your layout design as well.



#### **Dimensions:**

| Last digit of ID | CMOS Process | NMOS Size              | PMOS Size              |
|------------------|--------------|------------------------|------------------------|
| Even             | CMOS025      | $W_n = 1.2um,$         | W <sub>p</sub> =2.4um, |
|                  |              | L <sub>n</sub> =0.6um  | L <sub>p</sub> =0.6um  |
| Odd              | CMOS025      | W <sub>n</sub> =0.8um, | W <sub>p</sub> =1.6um, |
|                  |              | L <sub>n</sub> =0.8um  | L <sub>p</sub> =0.8um  |

|          |                  | - 10 010                    |
|----------|------------------|-----------------------------|
| VLSI LAB | NUCES, ISLAMABAD | Page <b>10</b> of <b>13</b> |

VLSI LAB

LAB:06

|    | □ I have noted down actual measurements in this writeup from my own working   |                 |  |  |
|----|---|-----------------|--|--|
| Re | I <u>have/have not</u> obtained the desired objectives of the lab. easons of not obtaining objectoves (if applicable):  |                 |  |  |
|    |   |                 |  |  |
|    |   |                 |  |  |
|    | Student's signature and   | Date            |  |  |
| Th | tudent Evaluation by the Lab Engineer:  The Lab Engineer can separate this page from the writeup and keep it we record. It must be signed by the student with date on it.  Lab Work: objectives achieved (correctness of measurements answers to questions posed, conclusion) | , calculations, |  |  |
|    | TOTAL:  | /50             |  |  |
| En | eedback on student behaviour:  ncircle your choice2 means poorest/worst/extremely inadequate ves an average score, and +2 means best/most relevant/most adequ   |                 |  |  |
|    | Did the student join the lab at the start/remained in lab?  0 1 2   | -2 -1           |  |  |
|    | Did the student remain focused on his/her work during lab?  0 1 2   | -2 -1           |  |  |
|    | Rate student's behaviour with fellows/staff/Lab Engineer?  0 1 2  | -2 -1           |  |  |
|    | Did the student cause any distraction during the Lab?  0 1 2  | -2 -1           |  |  |

NUCES, ISLAMABAD

Page **11** of **13** 

|    | ompound Gate<br>mulation using   | •              | _             |             |               |           | _AE           | 3:06         |
|----|--|----------------|---------------|-------------|---------------|-----------|---------------|--------------|
|    | Was the student four 0 1 2   | nd in any sort | of plagiaris  | m?          |               |           | -2            | -1           |
| Ad | ditional comments(if a   | any) by the La | ab Engineer   | :           |               |           |               |              |
|    |  |                |               |             |               |           |               |              |
|    |  |                |               |             |               |           |               |              |
| _  |  |                |               |             |               |           |               |              |
|    |  |                |               |             |               |           |               |              |
|    |  |                |               | Lab En      | gineer's sigr | ature and | Date          |              |
| St | udent's feedback Providing feedback for satisified The Lab Committee of after the lab This feedabck is | or every lab s | session is op | otional. No | feedba        | ck mea    | ans y         |              |
|    | General (to provide for Your current CGPA in 0.00  |                |               |             |               |           | ,             | ).99 to      |
| Th | is feedback is:  |                |               |             |               |           |               |              |
|    | For a Particular<br>Who  | conducted      | d             | th          | e             |           |               | LAB?         |
|    | Actual Start tin   | ne:            |               | _ Total     | Dura          | tion      | of            | Lab:         |
|    | Instruction Dura   | tion:          |               |             | Practi        | cal       | Du            | ration:      |
|    | LAB writeup available Had the theory relate  |                |               |             |               |           | <u>3/in S</u> | <u>SLATE</u> |
|    | VLSI LAB   | I              | NUCES, ISLA   | MABAD       |               | Page 1    | 2 of 1        | 3            |

LAB:06

**Encircle** your choice. -2 means poorest/worst/extremely inadequate/irrevlevant, 0 gives an average score, and +2 means best/most relevant/most adequate.

|                 | Was duration of instruction session adequate?  | -2 -1 0     | +1 +2    |
|-----------------|--|-------------|----------|
|                 | How much did you understand about the  | -2 -1 0     | +1 +2    |
| Instruction     | practical?   |             |          |
| Session         | How much content was irrelevant to the   | -2 -1 0     | +1 +2    |
| <b>36331011</b> | practical?   | -2   -1   0 | +1 +2    |
|                 | Did the instructor allowed Q/A and   |             |          |
|                 | discussion?  | -2 -1 0     | +1 +2    |
| Practical       | Did you get sufficient time for practical?   | -2 -1 0     | +1 +2    |
|                 | Presence in lab at all time?   | -2 -1 0     | +1 +2    |
|                 | Ability to convey?   | -2 -1 0     | +1 +2    |
| Lab             | Readiness to help during practical?  | -2 -1 0     | +1 +2    |
| Engineer        | Readiness to discuss theoretical aspects?  | -2 -1 0     | +1 +2    |
|                 | Helps in troubleshooting?  | -2 -1 0     | +1 +2    |
|                 | Guides hows & whys of troubleshooting?   | -2 -1 0     | +1 +2    |
|                 | How friendly was the lab staff?  | -2 -1 0     | +1 +2    |
| Staff           | Presence of staff throughout the lab session?  | -2 -1 0     | +1 +2    |
|                 | Impact of availability of staff on your practical?   | -2 -1 0     | +1 +2    |
|                 | Performance of Electronic Instruments?   | -2 -1 0     | +1 +2    |
| Equipment       | Performance of Breadboard/experiment kit?  | -2 -1 0     | +1 +2    |
| _qp             | Performance of circuit components esp. ICs?  | -2 -1 0     | +1 +2    |
| Overall         | Your overall rating for the whole lab session?   | -2 -1 0     | +1 +2    |
|                 | The second secon |             |          |
| 011             |  |             |          |
| Other comn      | nents:   |             |          |
|                 |  |             | <u> </u> |
|                 |  |             |          |
|                 |  |             |          |
| <del></del>     |  |             |          |
|                 |  |             |          |
|                 |  |             |          |