VLSI Lab

LABORATORY MANUAL Spring 2019



LAB 02

Title of Lab Experiment: Gate and Transistor Level
Implementation of Boolean expressions using DSCH
Engr. Rashid Karim

STUDENT NAME	ROLL NO	SEC
	LAB ENGINEER SIGNAT	URE & DATE
	MARKS AWARDED:	/10
NATIONAL UNIVERSITY OF COMPUTI	ER AND EMERGING SCIENCES (NUCES).

Prepared by: Engr. Furqan Mehmood Version: 2.00
Last Edited by: Engr. Aneela Sabir Date: 1 Feb,2017
Verified by: Engr. Rashid Karim. Date: 05 Feb, 2018

ISLAMABAD

Gate and Transistor Level Implementation of Boolean expressions using DSCH

LAB: 02 Gate and Transistor Level Implementation of Boolean expressions using DSCH

LAB:0

1. Learning Objectives:

- a. Gate level implementation of Boolean expressions.
- b. Transistor level implementation of Boolean expressions.

2. Equipment Required:

Software: Dsch v2

3. Introduction:

1) Boolean Expressions

A **Boolean expression** is an expression that results in a Boolean value, that is, in a value of either **true** or **false**

Examples:

$$Z = Output$$
 A,B = Inputs
 $Z = A + B$ OR
 $Z = A \cdot B$ AND
 $Z = \sim A$ NOT

2) Gate Level Implementation:

2-input AND Gate

For a 2-input AND gate, the output Q is true if BOTH input A "AND" input B are both true, giving the Boolean Expression of: (Q = A and B).

Symbol	7	Truth Table	e
	А	В	Q
A	0	0	0
BQ 2-input AND Gate	0	1	0
	1	0	0
	1	1	1
Boolean Expression Q = A.B	Read as	A AND B	gives Q

Note that the Boolean Expression for a two input AND gate can be written as: A.B.

2-input OR (Inclusive OR) Gate

For a 2-input OR gate, the output Q is true if EITHER input A "OR" input B is true, giving the Boolean Expression of: (Q = A or B).

VLSI LAB	NUCES, ISLAMABAD	Page 2 of 10

Symbol	Truth Table		
	Α	В	Q
A Q B 2-input OR Gate	0	0	0
	0	1	1
	1	0	1
	1	1	1
Boolean Expression Q = A+B	Read a	s A OR B	gives Q

NOT Gate

For a single input NOT gate, the output Q is ONLY true when the input is "NOT" true, the output is the inverse or complement of the input giving the Boolean Expression of: (Q = NOT A).

Symbol	Truth	Table
A 1	А	Q
A 1 0 0	0	1
Inverter or NOT Gate	1	0
Boolean Expression Q = NOT A or A	Read as inversi	on of A gives Q

The NAND and the NOR Gates are a combination of the AND and OR Gates with that of a NOT Gate or inverter.

2-input NAND (Not AND) Gate

For a 2-input NAND gate, the output Q is true if BOTH input A and input B are NOT true, giving the Boolean Expression of: (Q = not(A and B)).


Symbol	-	Truth Table)
	А	В	Q
A Q	0	0	1
	0	1	1
2-input NAND Gate	1	0	1
	1	1	0
Boolean Expression Q = A .B	Read as A	AND B giv	es NOT-Q

TIT OT T A D	MITCES ISLAMADAD	D 2 C10
VLSLLAB	NUCES, ISLAMABAD	Page 3 of 10

3) Transistor Level Implementation


MOS transistor:

The key factor of the MOSFET is the fact that the gate is insulated from the channel by a thin oxide layer. This forms one of the key elements of its structure. For an N-channel device the current flow is carried by electrons and in the diagram below it can be seen that the drain and source are formed using N+ regions which provide good conductivity for these regions.



CMOS Technology

A typical static CMOS gate is built of two complementary networks: · A pull-down network composed of NMOS, with sources connected to GND · A pull-up network composed of PMOS, with sources connected to VDD



4. Procedure:


Designing simple inverter using Dsch v2.

Steps:


- 1) Run Dsch software
- 2) Select Foundry -> CMOS025

VICIIAD	NUCES, ISLAMABAD	Page 4 of 10
VI (A) L (A) D	INUCIA. ISLAWADAD	Page 4 of 10


3) Implement NOT gate level circuit.




4) Now Transistor level implementation. Drag and Drop transistor.




5) Similarly Place other components required for an inverter. (e.g PMOS,NMOS,VDD,GND,LED,BUTTON)




6) Now click on "ADD A LINE" and make connections between components.




7) Press "RUN SIMULATION" button and verify the working of circuit.(Relationship between input/output)





5. **Tasks:**

Write Boolean expression of following Gates and implement transistor level diagrams using CMOS Logic in Dsch software.



Gate and Transistor Level Implementation of Boolean expressions using DSCH

LAB:02

In :	I have performed all the I have noted down actu I have written un-plagar I have/have not obtained	up to the Lab Engineer/Instructor, I here	•
		 Student's signatu	re and Date
			re and Date
Th	e Lab Engineer can sep on record. It must be sign Lab Work: objectives answers to questions p /30 Lab Writeup: Neatness	y the Lab Engineer: arate this page from the writeup and kenned by the student with date on it. achieved (correctness of measuremosed, conclusion) as, appropriateness, intime submission	•
	was purposedly change	re the student able to troubleshoot his	s/her work when it
	/10 TOTAL: /50		
En	•	behaviour: means poorest/worst/extremely inaded and +2 means best/most relevant/most ac	
	Did the student join the 0 1 2	lab at the start/remained in lab?	-2 -1
		focused on his/her work during lab?	-2 -1
	-	ur with fellows/staff/Lab Engineer?	-2 -1
		any distraction during the Lab?	-2 -1
	VLSI LAB	NUCES, ISLAMABAD	Page 8 of 10

Gate and Transistor Level Implementation of Boolean expressions using DSCH	LAB:02
Was the student found in any sort of plagiarism?0 1 2	-2 -1
Additional comments (if any) by the Lab Engineer:	
Lab Engineer's sig	gnature and Date
Student's feedback: [Separate this page; fill it; drop in the Providing feedback for every lab session is optional. No feedbase satisified The Lab Committee will consider only duly filled forms submittee after the lab This feedabck is for LAB session: LAB Number	ack means you are ed within one week ::, Date:
 □ General (to provide feedback on a persistent practice/ocurrenc □ Your current CGPA is in the range 4.00 to 3.00/2.99 to 2.00/1 0.00 	,
This feedback is: □ For a Particular	
□ Who conducted the	LAB?
□ Actual Start time: Total Dur	ration of Lab:
☐ Instruction Duration: Prac	tical Duration:
□ LAB writeup available before LAB? <u>Yes/No</u> with the <u>Photocopie</u> □ Had the theory related to lab been covered in theory class? <u>Ye</u>	
Encircle your choice2 means poorest/worst/extremely inaded gives an average score, and +2 means best/most relevant/most ad	•
VLSI LAB NUCES, ISLAMABAD	Page 9 of 10

Gate and Transistor Level Implementation of Boolean
expressions using DSCH

LAB:02

	Was duration of instruction session adequate?	-2 -1 0 +1 +2
	How much did you understand about the	-2 -1 0 +1 +2
Instruction	practical?	, , , , , , , , , , , , , , , , , ,
Session	How much content was irrelevant to the	-2 -1 0 +1 +2
	practical?	2 1 0 11 12
	Did the instructor allowed Q/A and	-2 -1 0 +1 +2
	discussion?	-2 -1 0 71 72
Practical	Did you get sufficient time for practical?	-2 -1 0 +1 +2
	Presence in lab at all time?	-2 -1 0 +1 +2
	Ability to convey?	-2 -1 0 +1 +2
Lab	Readiness to help during practical?	-2 -1 0 +1 +2
Engineer	Readiness to discuss theoretical aspects?	-2 -1 0 +1 +2
	Helps in troubleshooting?	-2 -1 0 +1 +2
	Guides hows & whys of troubleshooting?	-2 -1 0 +1 +2
	How friendly was the lab staff?	-2 -1 0 +1 +2
Staff	Presence of staff throughout the lab session?	-2 -1 0 +1 +2
	Impact of availability of staff on your practical?	-2 -1 0 +1 +2
	Performance of Electronic Instruments?	-2 -1 0 +1 +2
Equipment	Performance of Breadboard/experiment kit?	-2 -1 0 +1 +2
	Performance of circuit components esp. ICs?	-2 -1 0 +1 +2
Overall	Your overall rating for the whole lab session?	-2 -1 0 +1 +2
Other comn	nents:	