## **VLSI Lab**

# LABORATORY REPORT Spring 2019



### **LAB 07**

Title of Lab Experiment: Implementation of Transmission Gate Circuits Layout using available CAD Tools Engr. Rashid Karim

Kamran		i140420	_A_
STUDENT NAME		ROLL NO	SEC
	Submission Date:	13/3/19	
	LAB EN	GINEER SIGNATURE	& DATE
	MARKS AW	ARDED:	/10

NATIONAL UNIVERSITY OF COMPUTER AND EMERGING SCIENCES (NUCES), ISLAMABAD

**LAB:07** 

LAB:	07	Implementation of Transmission Gate Circuits Layout
		using available CAD Tools

#### 1. Learning Objectives:

- a. Transmission Gate circuits
- b. Layout design using Transmission Gate.

#### 2. Equipment Required:


Software: L-Edit


#### 3. Lab Summary:

In this lab,we made gate level, transistor level and stick diagrams of XOR gate using Transmission gates. We then implemented it's layout on L-Edit, extracted into T-Spice file code and simulated and verified using W-Edit tools.


#### 4. Task

#### **Transistor Level Diagram**







#### Stick Diagram



#### **Abstract**



#### Layout:



#### **Spice File Code**

- \* Circuit Extracted by Tanner Research's L-Edit Version 13.00 / Extract Version 13.00;
- \* TDB File: D:\Kamran\Study\FAST NUCES\Mad Max 19\VLSI Lab\Kamran\_VLSI\_7\_13-3\New Xmsn XOR.tdb
- \* Cell: Cell0 Version 1.26
- \* Extract Definition File: Generic\_025.ext
- \* Extract Date and Time: 03/14/2019 23:08
- .INCLUDE SpecialDevices.md
- .lib "D:\Kamran\Study\FAST NUCES\Mad Max 19\VLSI Lab\Kamran\_VLSI\_7\_13-3\Generic\_025.lib" TT

.tran 10n 100n

- v1 A GND PULSE (0 5 0 1n 1n 10n 20n)
- v3 B GND PULSE (0 5 5n 1n 1n 10n 20n)
- v4 Vdd GND 5
- .print tran v(A,GND) v(B,GND) v(Y,GND)
- \* NODE NAME ALIASES

VICIIAD	NUCES, ISLAMABAD	Dogo 6 of 12
V L (3) L (A) D	INUCIA. ISLAMADAD	Page 6 of 12

- \* 3 = Y (77.26, -6.19)
- \* 4 = GND(-7.7, -2.35)
- \* 5 = Vdd (-7.3, 10.4)
- \* 6 = Y2 (50.68, -6.95)
- \* 8 = A (11.12, -4.28)
- \* 17 = B (-3.24, -4.28)

M1 Y 2 Vdd 9 PMOS L=1u W=3u AD=8.91p PD=11.94u AS=7.59p PS=11.06u \$ (70.42 5.23 71.42 8.23)

M2 2 Y2 Vdd 10 PMOS L=1u W=3u AD=8.91p PD=11.94u AS=7.59p PS=11.06u \$ (57.17 5.33 58.17 8.33)

M3 Y2 1 16 11 PMOS L=1.02u W=3u AD=9.3p PD=12.2u AS=7.98p PS=11.32u \$ (43.98 5.49 45 8.49)

M4 7 A Vdd 12 PMOS L=1u W=3u AD=8.55p PD=11.7u AS=7.95p PS=11.3u \$ (11.01 5.05 12.01 8.05)

M5 Y2 A B 13 PMOS L=1.02u W=3u AD=9.3p PD=12.2u AS=7.98p PS=11.32u \$ (28.46 5.61 29.48 8.61)

M6 16 B Vdd 14 PMOS L=1u W=3u AD=8.55p PD=11.7u AS=7.95p PS=11.3u \$ (-3.35 5.05 -2.35 8.05)

M7 Y 2 GND 15 NMOS L=1u W=1.5u AD=3.825p PD=8.1u AS=3.795p PS=8.06u \$ (70.42 0.58 71.42 2.08)

M8 2 Y2 GND 15 NMOS L=1u W=1.5u AD=3.825p PD=8.1u AS=3.795p PS=8.06u \$ (57.17 0.68 58.17 2.18)

M9 Y2 A 16 15 NMOS L=1.1u W=1.5u AD=4.065p PD=8.42u AS=4.035p PS=8.38u \$ (43.91 0.32 45.01 1.82)

M10 7 A GND 15 NMOS L=1u W=1.5u AD=3.645p PD=7.86u AS=3.975p PS=8.3u \$ (11.01 0.4 12.01 1.9)

**LAB:07** 

M11 Y2 7 B 15 NMOS L=1u W=1.5u AD=4.29p PD=8.72u AS=3.96p PS=8.28u \$ (28.34 0.44 29.34 1.94)

M12 16 B GND 15 NMOS L=1u W=1.5u AD=4.125p PD=8.5u AS=4.125p PS=8.5u \$ (-3.35 0.4 -2.35 1.9)

\* Total Nodes: 17

\* Total Elements: 12

\* Total Number of Shorted Elements not written to the SPICE file: 0

\* Output Generation Elapsed Time: 0.000 sec


\* Total Extract Elapsed Time: 0.705 sec

.op

.END

#### **Simulation Results/Waveforms**

		- 0 010
VLSILAB	NUCES, ISLAMABAD	Page 8 of 12



LAB:07

Submission Declaration by the Student:  In submitting this lab write-up to the Lab Engineer/Instructor, I he  ☐ I have performed all the practical work myself  ☐ I have noted down actual measurements in this writeup from n  ☐ I have written un-plagarised answers to various questions  ☐ I have/have not obtained the desired objectives of the lab.	•				
Reasons of not obtaining objectoves (if applicable):					
Student's	s signature and Date				
<ul> <li>Student Evaluation by the Lab Engineer:</li> <li>The Lab Engineer can separate this page from the writeup and kee It must be signed by the student with date on it.</li> <li>Lab Work: objectives achieved (correctness of measurement questions posed, conclusion)</li> <li>Lab Writeup: Neatness, appropriateness, intime submission</li> <li>Troubleshooting: Were the student able to troubleshoot purposedly changed?</li> <li>TOTAL:</li> </ul>	its, calculation	ns, <i>a</i>	ansv	vei	rs to _/30 _/10
Feedback on student behaviour:  Encircle your choice2 means poorest/worst/extremely inadequate average score, and +2 means best/most relevant/most adequate.	uate/irrevleva	nt, (	) gi	ve	s an
<ul> <li>□ Did the student join the lab at the start/remained in lab?</li> <li>□ Did the student remain focused on his/her work during lab?</li> <li>□ Rate student's behaviour with fellows/staff/Lab Engineer?</li> <li>□ Did the student cause any distraction during the Lab?</li> <li>□ West the student found in any cost of placing in properties.</li> </ul>	-2 -2 -2	-1 -1 -1 -1	0 0 0	1 1 1	2 2 2
<ul> <li>□ Was the student found in any sort of plagiarism?</li> <li>Additional comments (if any) by the Lab Engineer:</li> </ul>	-2	-1	U	1	۷
VI SI LAB NI ICES ISLAMARAD	Раде	- 10	of 1	2	٦

Implementation of Transmission Gate Circuits Layout using available CAD Tools		LAB:07
	Lab Enginee	r's signature and Date
	feedback: [Separate this page; fill it; drop in the Dig feedback for every lab session is optional. No feedback for every lab session is optional.	
satisified	· · · · · · · · · · · · · · · · · · ·	·
☐ General	dabck is for LAB session: LAB Number:, Date:, to provide feedback on a persistent practice/ocurrence is trent CGPA is in the range 4.00 to 3.00/2.99 to 2.00/1.99	n LABs).
<ul><li>□ Actual S</li><li>□ Instructi</li><li>□ LAB wr</li><li>□ Had the</li></ul> Encircle you		er/in LAB/in SLATE
Instruction Session	How much content was irrelevant to the practical?	-2         -1         0         +1         +2           -2         -1         0         +1         +2           -2         -1         0         +1         +2           -2         -1         0         +1         +2
Practical		-2   -1   0   +1   +2
Lab Engineer		-2         -1         0         +1         +2           -2         -1         0         +1         +2           -2         -1         0         +1         +2           -2         -1         0         +1         +2           -2         -1         0         +1         +2           -2         -1         0         +1         +2
Staff	How friendly was the lab staff?  Presence of staff throughout the lab session?	-2         -1         0         +1         +2           -2         -1         0         +1         +2           -2         -1         0         +1         +2
Equipment	Performance of Electronic Instruments?	-2
VI	SI LAB NUCES, ISLAMABAD	Page 11 of 12

LAB:07

Overall	Performance of circuit components esp. ICs? Your overall rating for the whole lab session?		0 +1 +2
Overan	Tour overall racing for the whole lab session:	-2   -1   0	0   +1   +2
Other com	ments:		
			_
			_