VLSI Lab

LABORATORY MANUAL Spring 2019



LAB 09

Title of Lab Experiment: Implementation of Layout of

Multi-bit ALU using L-Edit

Engr. Rashid Karim

ROLL NO SEC	STUDENT NAME
LAB ENGINEER SIGNATURE & DAT	
MARKS AWARDED: /1	

NATIONAL UNIVERSITY OF COMPUTER AND EMERGING SCIENCES (NUCES), ISLAMABAD

Prepared by: Engr. Furqan Mehmood Version: 2.00
Last Edited by: Engr. Aneela Sabir Date: 2 April ,2019

Implementation of Layout of Multi-bit ALU using L-Edit

LAB:09

LAB:	09	Implementation of Layout of Multi-bit ALU using L-
		Edit


1. Learning Objectives:

a. Data path designing(Multi bit).

2. Equipment Required:

Software: L-Edit

3. Introduction:



A common design practice decomposes the system in two parts:

- ✓ A Data Path (DP): a collection of interconnected modules that perform all the relevant computation on the data: it can use both combinational and sequential components
- ✓ A Control Unit (CU) that coordinates the behavior of the Data Path by issuing appropriate control signals that guarantee the correct sequence of operations.

How to Design a Processor:

step-by-step

- ✓ Analyze instruction set => datapath requirements the meaning of each instruction is given by the register transfers – datapath must include storage element.
- ✓ Select set of datapath components and establish clocking methodology
- ✓ Assemble datapath meeting the requirements
- ✓ Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
- ✓ Assemble the control logic

VICIIAD	NUCES ISLAMARAD	Dogg 2 of 7
VISILAD	NUCES, ISLAMABAD	Page 2 of 7

Implementation of Layout of Multi-bit ALU using L-Edit

Functional blocks of a datapath:

In computer processors, the datapath often consists of the following functional blocks, or some variation thereof:


- ✓ The instruction register stores the current instruction to be executed.
- ✓ The program counter (PC) stores the address of the next instruction to be fetched.
- ✓ The memory address register (MAR) is a register that either stores the memory address from which data will be fetched to the CPU or the address to which data will be sent and stored.
- ✓ The memory data register (MDR) is a register of a computer's control unit that contains the data to be stored in the computer storage (e. g. RAM), or the data after a fetch from the computer storage.

Arithimatic Logic Unit

An **arithmetic logic unit** (ALU) is a digital electronic circuit that performs arithmetic and bitwise logical operations on integer binary numbers. It is a fundamental building block of the central processing unit (CPU) found in many computers. This is in contrast to a floating-point unit (FPU), which is a digital circuit that operates on floating point numbers with the aid of one or more internal ALUs. Powerful and complex ALUs are often used in modern, high performance CPUs, FPUs and graphics processing units (GPUs). A single CPU, FPU or GPU may contain multiple ALUs.

The inputs to an ALU are the data to be operated on (called operands) and a code indicating the operation to be performed; the ALU's output is the result of the performed operation. In many designs, the ALU also exchanges additional information with a status register, which relates to the result of the current or previous operations.

Mathematician John von Neumann proposed the ALU concept in 1945 in a report on the foundations for a new computer called the EDVAC.




VLSI LAB	NUCES, ISLAMABAD	Page 3 of 7

Implementation of Layout of Multi-bit ALU using L Edit LAB:09

4. Procedure:

Block diagram.



5. Task:

Implement and test layout of 2 bit ALU using L-Edit.

Implementation of Layout of Multi-bit ALU using L-	LAB:09
Edit	

In :	submission Declaration by the Student: submitting this lab write-up to the Lab Engineer/Instructor, I hereby declare the I have performed all the practical work myself. I have noted down actual measurements in this writeup from my own workin. I have written un-plagarised answers to various questions. I have/have not obtained the desired objectives of the lab. asons of not obtaining objectoves (if applicable):	
	Student's signature and Date	
Th	udent Evaluation by the Lab Engineer: e Lab Engineer can separate this page from the writeup and keep it for his/her record. It must be signed by the student with date on it. Lab Work: objectives achieved (correctness of measurements, calcular answers to questions posed, conclusion)	tions,
En	edback on student behaviour: acircle your choice2 means poorest/worst/extremely inadequate/irrevlevates an average score, and +2 means best/most relevant/most adequate.	ant, O
	Did the student join the lab at the start/remained in lab? -2 0 1 2	-1
	Did the student remain focused on his/her work during lab? -2 0 1 2	-1
	Rate student's behaviour with fellows/staff/Lab Engineer? -2 0 1 2	-1

	VLSI LAB	NUCES, ISLAMABAD	Page 5 of 7
--	----------	------------------	---------------------------

nplementation of Layout of Multi-bit ALU using L- dit	LAB:09
Did the student cause any distraction during the Lab?0 1 2	-2 -1
Was the student found in any sort of plagiarism?0 1 2	-2 -1
Additional comments (if any) by the Lab Engineer:	
Lab Engineer's	signature and Date
Student's feedback: [Separate this page; fill it; drop in th Providing feedback for every lab session is optional. No feedle satisified The Lab Committee will consider only duly filled forms submit after the lab This feedabck is for LAB session: LAB Number	back means you are
☐ General (to provide feedback on a persistent practice/ocurren ☐ Your current CGPA is in the range 4.00 to 3.00/2.99 to 2.00/0.00	•
This feedback is:	
□ For a Particular	
□ Who conducted the	LAB?
Actual Start time: Total Du	uration of Lab:
□ Instruction Duration: Pra	ctical Duration:
LAB writeup available before LAB? Yes/No with the Photocop	ier/in LAB/in SLATE
VLSI LAB NUCES, ISLAMABAD	Page 6 of 7

Implementation of Layout of Multi-bit ALU using L-Edit

LAB:09

☐ Had the theory related to lab been covered in theory class? Yes/No

Encircle your choice. -2 means poorest/worst/extremely inadequate/irrevlevant, 0 gives an average score, and +2 means best/most relevant/most adequate.

	Was duration of instruction session adequate?	-2 -1 0 +1 +2	
	How much did you understand about the	-2 -1 0 +1 +2	
Instruction	practical?	2 1 0 11 12	
Session	How much content was irrelevant to the	-2 -1 0 +1 +2	
	practical?	2 1 0 11 12	
	Did the instructor allowed Q/A and	-2 -1 0 +1 +2	
	discussion?	, , , , , , , , , , , , , , , , , ,	
Practical	Did you get sufficient time for practical?	-2 -1 0 +1 +2	
	Presence in lab at all time?	-2 -1 0 +1 +2	
	Ability to convey?	-2 -1 0 +1 +2	
Lab	Readiness to help during practical?	-2 -1 0 +1 +2	
Engineer	Readiness to discuss theoretical aspects?	-2 -1 0 +1 +2	
	Helps in troubleshooting?	-2 -1 0 +1 +2	
	Guides hows & whys of troubleshooting?	-2 -1 0 +1 +2	
	How friendly was the lab staff?	-2 -1 0 +1 +2	
Staff	Presence of staff throughout the lab session?	-2 -1 0 +1 +2	
	Impact of availability of staff on your practical?	-2 -1 0 +1 +2	
	Performance of Electronic Instruments?	-2 -1 0 +1 +2	
Equipment	Performance of Breadboard/experiment kit?	-2 -1 0 +1 +2	
	Performance of circuit components esp. ICs?	-2 -1 0 +1 +2	
Overall	Your overall rating for the whole lab session?	-2 -1 0 +1 +2	
Other comments:			

VLSI LAB	NUCES, ISLAMABAD	Page 7 of 7