VLSI Lab

LABORATORY MANUAL Spring 2019



LAB 10

Title of Lab Experiment: Layout VS Schematic of
Digital Circuits on available CAD Tools
Engr. Rashid Karim

STUDENT NAME	ROLL NO SEC
	LAB ENGINEER SIGNATURE & DATE
	MARKS AWARDED: /10
NATIONAL UNIVERSITY OF COMP	UTER AND EMERGING SCIENCES (NUCES),

Prepared by: Engr. Furqan Mehmood Version: 2.00

ISLAMABAD

Last Edited by: Engr. Aneela Sabir Date: 10 April,2019

LAB:	10	Layout VS Schematic of Digital Circuits on available
		CAD Tools

Verified by: Engr. Rashid Karim.

1. Learning Objectives:

- a. Implimentation of Layout and Schematic of CMOS Inverter
- b. Checking Layout VS Schematic of Inverter.

2. Equipment Required:


Software: L-Edit, S-Edit, LVS.

3. Introduction:

<u>Design rule check (DRC)</u>: It verifies whether the designed layout can be manufactured by the fabrication lab with a good yield.

<u>Layout versus schematic (LVS)</u>: It is a method of verifying that the layout of the design is functionally equivalent to the schematic of the design.

A successful Design rule check (DRC) ensures that the layout conforms to the rules designed/required for faultless fabrication. However, it does not guarantee if it really represents the circuit you desire to fabricate. This is where an LVS check is used



4. Procedure:

Create a folder named "Inverter" in a given path:

C:\Users\Documents\Tanner EDA\Tanner Tools v13.0\L-Edit and LVS\Tech\Generic0_25um

Inside inverter folder, you have to create two new folders first named as Layout & second as Schematic.



Step 1

Designing Layout of inverter. Save this layout in Inverter -> Layout Folder (created in last step).

Follow the steps of layout design of inverter as explained in previous labs.


Use given dimensions of Inverter:

$$Ln = Lp = 0.6um$$
; $Wn = 0.3um$, $Wp = 0.6um$

VICIIAD	NUCES, ISLAMABAD	Page 3 of 15
VIOLLAD	NUCES. ISLAMADAD	Page 3 of 15

LAB:10


Layout VS Schematic of Digital Circuits on available CAD Tools




Step 2

Now designing Schematic of inverter.

Run S-Edit.



File -> New -> New Design





Design Name: Inverter Schematic

Creat in folder: C:\Documents and Settings\Administrator\My Documents\Tanner EDA\Tanner Tools v13\L-Edit and LVS\Tech\Generic0_25um\inverter\Schematic




Cell -> New View






Click ok.

Laibraries -> ADD



Choose the following Laibrary

C:\Documents and Settings\Administrator\My Documents\Tanner EDA\Tanner Tools v13\Libraries\All\All.tanner



Place the following elements from the list availble in Laibraries .

PMOS = Devices -> PMOS "Change name from PMOS_1 To M1"


LAB:10

NMOS = Devices -> NMOS "Change name from NMOS 1 To M2"


VDD = SPICE_ELEMENTS -> Voltage Source

Ground = MISC -> Gnd

Input = SPICE_ELEMENTS -> Voltage Source -> Interface (PULSE)




Design should look like this.



Now connect the circuit using wire.




Design should look like this.




Place Input/Output ports.






Print Voltages = SPICE Commands -> Print Voltage



Click on "RUN" Button and add the laibrary in "General".

C:\Documents and Settings\Administrator\My Documents\Tanner EDA\Tanner Tools v14.1\Libraries\Models\Generic_025.

Type TT at the end.




In "Transient enter the following values".


Stop Time =1000n

Maximum Time Step = 10p

Click "Start Simulaton Button"



Now Click Open in T-Spice.




Save as This file in your design folder.




Now open "LVS program from Desktop icon"


File -> New -> LVS Setup



Choose Layout Netlist and Scematic Netlist.



Click "RUN Verification".



5. Task:

Question:

VLSI LAB

- 1) Design Layout of Inverter.
- 2) Design Schematic of Inverter.
- 3) Check "layout VS Schematic" of your designs.

Submission Declaration by the Student:

In submitting this lab write-up to the Lab Engineer/Instructor, I hereby declare that: I have performed all the practical work myself I have noted down actual measurements in this writeup from my own working I have written un-plagarised answers to various questions
☐ I have/have not obtained the desired objectives of the lab.
Reasons of not obtaining objectoves (if applicable):
Trodoctio of flot obtaining objectioned (ii applicable).
Student's signature and Date

NUCES, ISLAMABAD

Page 12 of 15

LAB:10

Student Evaluation by the Lab Engineer:

	e Lab Engineer can separate this page from the writeup and keep it f	or his/he	er						
ow	n record. It must be signed by the student with date on it.								
	Lab Work: objectives achieved (correctness of measurements, answers to questions posed, conclusion)	calcula	itions,						
	/30 Lab Writeup: Neatness, appropriateness, intime submission								
	TOTAL:		<u>50</u>						
Fo	edback on student behaviour:								
En	ncircle your choice2 means poorest/worst/extremely inadequate/ yes an average score, and +2 means best/most relevant/most adequate/		ant, 0						
	Did the student join the lab at the start/remained in lab? 0 1 2	-2	-1						
	Did the student remain focused on his/her work during lab? 0 1 2	-2	-1						
	Rate student's behaviour with fellows/staff/Lab Engineer? 0 1 2	-2	-1						
	Did the student cause any distraction during the Lab? 0 1 2	-2	-1						
	Was the student found in any sort of plagiarism? 0 1 2	-2	-1						
Ad	lditional comments(if any) by the Lab Engineer:								
	Lab Engineer's signature	and Date							

VLSI LAB	NUCES, ISLAMABAD	Page 13 of 15

LAB:10

Student's feedback:[Separate this page; fill it; drop in the Drop Box.]												
	Providing feedback for every lab session is optional. No feedback means you are satisified											
	The Lab Committee will consider only duly filled forms submitted within one week after the lab											
	This	feedabck	is	for	LAB	session	: LAE	3 N	umber:		,	Date:
Th	is feed	back is:										
	For a l	Particular										
	Who			cond	ucted			the)			LAB?
	Actual	Start	time	: _			7	Total	Dura	tion	of	Lab:
	Instruc	ction D	uratio	n:				_	Practi	cal	Dur	ation:
	LAB writeup available before LAB? <u>Yes/No</u> with the <u>Photocopier/in LAB/in SLATE</u>											
Ц	Had th	e theory rel	ated	to lab	been	covered	n theor	y clas	ss? <u>Yes/</u>	<u>No</u>		
	Encircle your choice2 means poorest/worst/extremely inadequate/irrevlevant, 0 gives an average score, and +2 means best/most relevant/most adequate.											
		Was dur	ation	of inst	ructio	n sessior	n adequ	ate?	-2	-1 0	+1	+2
			How much did you understand about the							4 0		
Inc	structio	practical	practical?					-2	-1 0	+1	+2	
	ssion	How m				-2	-1 0	+1	+2			
		practical Did th		nstruct	or (allowed	Ο/Λ	and			·	
		discussion		istruci	.01 6	allowed	Q/A	and	-2	-1 0	+1	+2
Pra	actical			ufficier	nt time	for prac	tical?		-2	-1 0	+1	+2
		Presenc	_						-2	-1 0	+1	+2
		Ability to	Ability to convey?						-2	-1 0	+1	+2
Lal				•		practical ^e			-2	-1 0	+1	+2
En	gineer					oretical a	spects?)	-2	-1 0	+1	+2
		Helps in			_		0			-1 0	+1	+2
				•		oublesho	oting?		L	-1 0	+1	+2
Sta	aff	How frie	-			starr? out the la	h sassi	on?		-1 0	+1	+2
	<u> </u>		U S	ian III					-2	-1 0	+1	+2
	V	LSI LAB		<u> </u>	N	UCES, ISL	<u>AMA</u> BA	AD_		Page	14 of 15	,

Layout VS Schematic of Digital Circuits on **LAB:10** available CAD Tools Impact of availability of staff on your practical? -2 -1 0 +1 +2 Performance of Electronic Instruments? -2 -1 0 +1 +2 **Equipment** Performance of Breadboard/experiment kit? -2 -1 0 +1 +2 Performance of circuit components esp. ICs? -2 -1 0 +1 +2 Overall Your overall rating for the whole lab session? -2 -1 0 +1 +2 Other comments: