VLSI Lab

LABORATORY MANUAL Spring 2019



LAB 13

Title of Lab Experiment: Simulation and Testing of basic digital designs on transistor level using Dynamic CMOS Technology on S-Edit

Engr. Rashid Karim

_	STUDENT NAME	ROLL NO	SEC
	_	LAB ENGINEER SIGNAT	URE & DATE
		MARKS AWARDED:	/10
NATIONA	L UNIVERSITY OF COMPU	ITER AND EMERGING SCIENCES (NU	JCES),

NATIONAL UNIVERSITY OF COMPUTER AND EMERGING SCIENCES (NUCES)
ISLAMABAD

Prepared by: Engr. Furqan Mehmood Version: 2.00

Last Edited by: Engr. Aneela Sabir Date: 23rd April, 2019

LAB:13

LAB	13	Simulation and Testing of basic digital designs on			
		transistor level using Dynamic CMOS Technology on			
		S-Edit			

Verified by:

Engr. Rashid Karim.


1- Learning Objectives:

Simulation and Testing of basic digital designs on transistor level using Dynamic CMOS Technology on S-Edit

2- Equipment Required:

Software: S-Edit

3- Dynamic CMOS logic



LAB:13

4- Task:

Implement the following designs on transistor level using S-Edit tool and verify their functionality by drawing the waveforms.

(i)
$$F' = AB + C + DE + F$$

(ii)
$$X' = A + B + C.(GHI + JK)$$

(iii)
$$Y = (ABC + DEF)' \cdot G'H' + I'$$

LAB:13

	Ibmission Declaration by the Student: submitting this lab write-up to the Lab Engineer/Instructor, I hereby declare that: I have performed all the practical work myself I have noted down actual measurements in this write up from my own working I have written un-plagiarized answers to various questions	
□ □ Re	I have/have not obtained the desired objectives of the lab. asons of not obtaining objectives (if applicable):	
		_
		=
	Student's signature and Date	
St	udent Evaluation by the Lab Engineer:	
Th	e Lab Engineer can separate this page from the writeup and keep it for his/her	
OW	n record. It must be signed by the student with date on it.	
	Lab Work: objectives achieved (correctness of measurements, calculation answers to questions posed, conclusion) /30	าร
	Lab Writeup: Neatness, appropriateness, intime submission /10	
	Troubleshooting: Were the student able to troubleshoot his/her work wher was purposedly changed?	ı i
	/10 TOTAL:	
Fe	edback on student behaviour:	
En	circle your choice2 means poorest/worst/extremely inadequate/irrevlevant,	, C
giv	es an average score, and +2 means best/most relevant/most adequate.	
	Did the student join the lab at the start/remained in lab? -2 -1 0 1 2	
	Did the student remain focused on his/her work during lab? -2 -1 0 1 2	
	Rate student's behaviour with fellows/staff/Lab Engineer? -2 -1 0 1 2	
	Did the student cause any distraction during the Lab? -2 -1 0 1 2	İ

NUCES, ISLAMABAD

Page **4** of **6**

VLSI LAB

Simulation and Testing of basic digital designs on ransistor level using Dynamic CMOS Technology on	LAB:13
S-Edit	
Was the student found in any sort of plagiarism?0 1 2	-2 -1
Additional comments (if any) by the Lab Engineer:	
Lab Engineer's signature and Date	
Student's feedback: [Separate this page; fill it; drop in the I	Orop Box.]
 Providing feedback for every lab session is optional. No feedback satisified 	ck means you are
☐ The Lab Committee will consider only duly filled forms submittee after the lab	d within one weel
☐ This feedabck is for LAB session:	
□ LAB Number:,	

	The reduced to ref E to eccelen.
	LAB Number:,
	Date:
	General (to provide feedback on a persistent practice/ocurrence in LABs).
	Your current CGPA is in the range 4.00 to 3.00/2.99 to 2.00/1.99 to 1.00/0.99 to
	0.00
Th	nis feedback is:
	For a Particular
	Who conducted the LAB?
	
	Actual Start time:
	Total Duration of Lab:
	Instruction Duration:
	Practical Duration:
	LAB writeup available before LAB? Yes/No with the Photocopier/in LAB/in SLATE
	Had the theory related to lab been covered in theory class? Yes/No

VLSI LAB	NUCES, ISLAMABAD	Page 5 of 6
----------	------------------	---------------------------

LAB:13

Encircle your choice. -2 means poorest/worst/extremely inadequate/irrevlevant, 0 gives an average score, and +2 means best/most relevant/most adequate.

	Was duration of instruction session adequate?	-2	-1	0	+1	+2
	How much did you understand about the	-2	-1	0		
Instruction Session	practical?	-2	-1	U	+1	+2
	How much content was irrelevant to the			1		
	practical?	-2	-1	0	+1	+2
	Did the instructor allowed Q/A and					
	discussion?	-2	-1	0	+1	+2
Practical	Did you get sufficient time for practical?	-2	-1	0	+1	+2
	Presence in lab at all time?	-2	-1	0	+1	+2
	Ability to convey?	-2	-1	0	+1	+2
Lab	Readiness to help during practical?	-2	-1	0	+1	+2
Engineer	Readiness to discuss theoretical aspects?	-2	-1	0	+1	+2
	Helps in troubleshooting?	-2	-1	0	+1	+2
	Guides hows & whys of troubleshooting?	-2	-1	0	+1	+2
	How friendly was the lab staff?	-2	-1	0	+1	+2
Staff	Presence of staff throughout the lab session?	-2	-1	0	+1	+2
	Impact of availability of staff on your practical?	-2	-1	0	+1	+2
	Performance of Electronic Instruments?	-2	-1	0	+1	+2
Equipment	Performance of Breadboard/experiment kit?	-2	-1	0	+1	+2
	Performance of circuit components esp. ICs?	-2	-1	0	+1	+2
Overall	Your overall rating for the whole lab session?	-2	-1	0	+1	+2
Other comm	nents:					

VLSI LAB	NUCES, ISLAMABAD	Page 6 of 6
----------	------------------	---------------------------