A 10 mV-Input Boost Converter With Inductor Peak Current Control and Zero Detection for Thermoelectric and Solar Energy Harvesting With 220 mV Cold-Start and -14.5 dBm, 915 MHz RF Kick-Start

Aatmesh Shrivastava, *Member, IEEE*, Nathan E. Roberts, *Member, IEEE*, Osama U. Khan, David D. Wentzloff, *Member, IEEE*, and Benton H. Calhoun, *Senior Member, IEEE*

Abstract—A boost converter for thermoelectric energy harvesting in 130 nm CMOS achieves energy harvesting from a 10 mV input, which allows wearable body sensors to continue operation with low thermal gradients. The design uses a peak inductor current control scheme and duty cycled, offset compensated comparators to maintain high efficiency across a broad range of input and output voltages. The measured efficiency ranges from 53% at $V_{\rm I}=20$ mV to a peak efficiency of 83% at $V_{\rm I}=300$ mV. A cold-start circuit starts the operation of the boost converter from 220 mV, and an RF kick-start circuits starts it from -14.5 dBm at 915 MHz RF power.

Index Terms—Boost converter, DC-DC converter, energy harvesting, low voltage, solar energy harvesting, thermal-electric, ultra-low power.

I. INTRODUCTION

LTRA-LOW-POWER (ULP) wireless sensors for the emerging internet of things (IoT) often rely on harvested energy from ambient sources with small output voltages [1] and lower power. The power from a solar cell in indoor lighting can be only a few μ W [2]. For wearable applications the thermal gradient between skin and air, especially under clothing, may only be a few °C, and the challenge of matching thermal impedances in the harvester packaging may leave thermoelectric generators (TEGs) with <1°C, which results in open circuit TEG outputs voltage of less than 30 mV. Recently several energy harvesting boost converters have been

Manuscript received December 04, 2014; revised February 07, 2015; accepted March 09, 2015. Date of publication April 09, 2015; date of current version July 24, 2015. This paper was approved by Guest Editor Elad Alon. This work was supported in part by the National Science Foundation (NSF) NERC ASSIST Center (EEC-1160483).

- A. Shrivastava and N. E. Roberts are with PsiKick Inc., Charlottesville, VA 22902 USA.
- O. U. Khan is with The Ubiquitous Swarm Lab, University of California at Berkeley, Berkeley, CA 94720 USA.
- D. D. Wentzloff is with the Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI 48109-2122 USA.
- B. H. Calhoun is with the Charles L. Brown Department of Electrical and Computer Engineering, University of Virginia, Charlottesville, VA 22904 USA. Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/JSSC.2015.2412952

presented to harvest energy from lower voltage, lower power sources for ULP applications. A boost converter circuit that can harvest with allowable input voltage (V_I) down to 20 mV [3] achieves a maximum efficiency of 46% at 20 mV. It also needs an initial pre-charge voltage from an external source (for example, a battery) to kick-start the boost converter. Further, the design does not employ a maximum power point (MPP) tracking scheme to match the impedance of the energy harvester. A boost converter that can startup at 35 mV [4] with the help of a mechanical switch can harvest from 25 mV V_I. It achieves a peak end-to-end efficiency of 58%. A self-starting battery-charger IC [5] can startup from 330 mV and achieves an efficiency of 80% at 0.5 V $V_{\rm I}$. To reduce the startup voltage of the boost converter, a transformer based startup mechanism is presented in [6]. It achieves a minimum startup voltage of 40 mV. However, use of the transformer increases the size of the system. Further, the re-use of the transformer as an inductor for boost conversion adversely affects the maximum achievable efficiency, which is 61% [6]. This paper focuses on the challenge of harvesting from lower V_I. Harvesting from low V_I faces several key challenges; low input power demands ultra-low power circuits for good efficiency. The inductor peak current (I_P) needs to be controlled properly for maximizing efficiency. The control circuits for the boost converter need to be controlled for mismatch which makes the small V_I hard to detect and use accurately. Mismatch can also cause significant variation in the peak inductor current (I_P), and accurate zero detection typically requires high current comparators. Further, the system needs a lower startup voltage.

This paper presents a boost converter capable of harvesting from $V_{\rm I}$ down to below 10 mV at efficiencies that are 7% higher than prior work [10]. A voltage-insensitive constant $I_{\rm P}$ control circuit, maximum power point (MPP) tracking, an integrated CMOS cold-start circuit from 220 mV, a parallel RF kick-start circuit that enables operation from a -14.5 dBm, 915 MHz RF signal, and the combination of offset compensation with duty cycled comparators enable these results and give efficiencies from 53% at a 20 mV $V_{\rm I}$ to 83% at 0.3 V $V_{\rm I}$.

0018-9200 © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.




Fig. 1. Complete architecture and timing diagram of the boost converter.

II. ARCHITECTURE OF THE BOOST CONVERTER

Fig. 1 shows the architecture and the timing diagram of the boost converter. It comprises a MPP tracking circuit, a cold-start circuit, a circuit to generate three phases of timing control, the conventional High Side (HS) and Low Side (LS) boost converter switches, and an RF kick-start circuit to startup from RF power. The boost converter can startup alternatively from the cold-start circuit which uses an oscillator and a voltage doubler circuit to cold-start from 220 mV. After startup, the boost converter operates in the normal mode where the boost converter makes use of a MPP tracking circuit to operate the converter at MPP. The boost control circuit generates three non-overlapping phases, ϕ_1 , LS, and HS. In a conventional boost converter the switching cycle consists of LS and HS phases only. We add the extra phase, ϕ_1 , for LS control and for offset compensation throughout the design. The ϕ_1 pulse width is set by a delay line. A peak inductor current control circuit is used to set the peak current, which maximizes the efficiency of the converter. The pulse width of the LS switch is set by the LS controller. A HS controller is used to control the HS switch to turn it off once the inductor current crosses zero during the high side charge transfer of the converter.

A. MPP Tracking and Control of the Boost Converter

The MPP of ambient harvesters such as solar cells and TEGs exists at fixed ratio (MPP coefficient, K) of the harvester's open circuit voltage. The MPP of a solar cell exists at 73% to 80% of PV's open circuit voltage [12], while for a TEG the MPP is at 50% of its open circuit voltage [11]. Since, the MPP varies with ambient conditions such as change in insolation levels or change in temperature, MPP tracking circuits are used to continuously track the MPP. In this work, we implement a constant voltage MPP tracking scheme [13] because of its suitability for low power applications. Fig. 2 shows the maximum power point tracking circuit for the energy harvester connecting to the

boost converter. It consists of an MPP sampling circuit, a comparator C1, and a clock generator. The MPP sampling circuit samples the ratio of open circuit voltage at $V_{\rm I}$ and stores it on the cap. The clock generator generates a clock with a typical period of $\sim\!2.4$ s, which is fast enough to track the slow changing ambient condition, and the leakage of the MPP capacitor $C_{\rm M}$. Fig. 3(a) shows simulation of MPPT circuit with a fast MPP clock of 150 ms and a sampling pulse of 10 ms. When this pulse goes low, the boost converter is disabled, disabling the load at the output of the harvester which goes to its open circuit voltage. The MPP pulse is also used to close the switches S_1 and S_2 , as shown in Fig. 2. The two resistors, R_1 and R_2 get connected to $V_{\rm I}$, and the $V_{\rm MPP}$ node goes to the voltage $R_1/(R_1+R_2)^*V_{\rm I}$, where R_1 and R_2 can be selected based on the MPP coefficient.

Fig. 3 shows the simulation result of the MPP tracking circuit. A comparator is used in a feedback loop to regulate V_I and maintain it close to the MPP. This way the output voltage of the harvester is maintained at its MPP with a small ripple. The amount of ripple is a function of the capacitor C_I connected at the output of the harvester. The ripple is made small by using a 5 μ F capacitor at V_I . Further, the comparator regulates the input voltage V_I and it needs to be continuous time and low power. We use a comparator with a quiescent current of 5 nA. Fig. 3(b) shows the simulation of the MPP tracking scheme with a fast MPP clock with the open circuit voltage of the harvester varying from 300 mV to 200 mV in 100 ms.

III. LS TIMING CONTROL

Owing to the low output power of the ambient sources, it is more efficient to operate the boost converter in discontinuous conduction mode (DCM). Fig. 4 shows the circuit operation of LS and HS switching in a boost converter operating in DCM. In the LS switching, the inductor current rises from zero to a peak value (I_P), which is discharged onto C_L in the HS phase. The efficiency of the boost converter is limited by the switching loss energy (E_{SW}) in the switches and control circuit, static




Fig. 2. Maximum power point tracking and control implementation of the boost converter.




Fig. 3. Simulation result of MPP tracking scheme showing tracking at 300–200 mV input voltage. (a) Simulation result of MPP tracking. (b) Simulation MPP tracking w/ changing MPP point.




Fig. 4. LS and HS switching operation of the boost converter. (a) Low Side switching. (b) High Side switching.

loss $(E_{\rm ST})$ due to bias currents, and conduction loss $(E_{\rm CN})$ in the resistance of the switches. The $E_{\rm ST}$ and $E_{\rm SW}$ are generally constants for a given architecture and fixed switch sizes, while the conduction loss depends on $I_{\rm P}$. The efficiency depends on $I_{\rm P}$ as the following analysis describes.

A. Efficiency Dependence on Peak Inductor Current

The total energy loss in a boost converter can be given as

$$E_L = E_{ST} + E_{SW} + E_{CN}.$$
 (1)

 $E_{\rm CN}$ has two components, $E_{\rm CN,L}$ and $E_{\rm CN,H}$ for LS and HS conduction loss. For the LS switching, assuming that the switch resistance is small, we can write inductor current as

$$L\frac{di}{dt} = V_I. (2)$$

For LS switching time T_{LS} , the heat loss can be written as (assuming LS resistance is R_L)

$$E_{CN,L} = \int_{0}^{T_{LS}} i^2 R_L dt. \tag{3}$$

Changing (3) to a current integral using (2),

$$E_{CN,L} = \int_{0}^{I_{P}} i^{2}R_{L} \frac{L}{V_{I}} di = \frac{LR_{L}I_{P}^{3}}{3V_{I}}$$
 (4)

where $I_{\rm P}$ is the peak inductor current at $t=T_{\rm LS}.$ Similarly, the HS conduction loss is obtained as

$$E_{CN,H} = \frac{LR_H I_P^3}{3(V_O - V_I)}. (5)$$

The total conduction loss is given by

$$E_{CN} = E_{CN,H} + E_{CN,L} = \frac{L}{3} \left(\frac{R_H}{V_O - V_I} + \frac{R_L}{V_I} \right) I_P^3.$$
 (6)

Since V_I can be small for this design, R_L should also be small to minimize $E_{\rm CN}$. Further, for $V_O\gg V_I$, $E_{\rm CN}$ can be given




Fig. 5. Efficiency variation of the peak inductor current (I_P) with V_I shows that I_P for maximum efficiency increases with V_I .

by (4). Since $0.5LI_P^2$ is the energy transferred in each cycle (assuming low losses), the efficiency losses (η_L) as a percent can be written as

$$\eta_L = \frac{E_L}{0.5LI_p^2} = \frac{E_{ST} + E_{SW}}{0.5LI_p^2} + \frac{R_L I_P}{1.5V_I}.$$
 (7)

 η_L represents the losses in the converter as a percent which needs to be minimized to maximize the efficiency (η) of the converter. η_L has a minimum which can be obtained by differentiating (7) with respect to I_P and the corresponding I_P which maximizes efficiency is given by

$$I_{P,max} = \left[\frac{6(E_{ST} + E_{SW})V_I}{LR_L}\right]^{\frac{1}{3}}.$$
 (8)

Equation (8) also shows that $I_{P,max}$ decreases with V_I . The value of I_P needs to be controlled as given by (8) with respect to V_I to achieve the maximum efficiency in the converter. Fig. 5 shows the simulation result where the I_P was varied for different V_I . The values for $E_{\rm ST},\,E_{\rm SW},\,$ and R_L are found from simulation to be 1.5 pJ, 99 pJ, and 0.269 Ω (with estimated layout parasitic including the inductor's DCR). A 20 μH inductor is used for the simulation set-up. Fig. 5 shows that at higher values of $I_P,\,\eta$ decreases linearly, and at lower values of $I_P,\,$ it rolls off quickly due to the quadratic dependence as shown in (7). Further, the maximum efficiency peak inductor current ($I_{P,max}$) was plotted as a function of V_I and compared with the proposed equation (8). Fig. 6 shows that (8) predicts the optimized $I_{P,max}$ with less than 3% error.

B. LS Timing Control Circuit for IP

In the preceding section, we showed that by controlling the peak inductor current, the efficiency of the boost converter can be maximized. In the conventional approach, the resistance of the switch (MOS transistor) is used to measure the I_P . The drop across the LS transistor $M_{\rm LS}$, when the low-side is turned on, is the representation of I_P and is used to control I_P . However, this method is sensitive to mismatch and can result in $\pm 20\%$ –40% error in the peak inductor current [15]. Another approach is to keep LS on for a fixed time [3], [4] to control the peak inductor




Fig. 6. Comparison of variation of $I_{P,max}$ with V_{I} in simulation and as proposed in (8).




Fig. 7. The Low Side (LS) timing control circuit sets $I_{\rm P}$ independently from $V_{\rm I}$ or $V_{\rm O}$ to maximize efficiency.

TABLE I OPERATION OF LS CONTROL CIRCUIT IN PHASE ϕ_1 AND ϕ_2

Phase	Node-a	Node-b	I _{LSctl}
φ ₁	\mathbf{V}_{I}	$V_{\mathrm{I}} + V_{\mathrm{TM1}}$	-
			$\alpha(V_{I}+V_{TMI}-V_{TMI})^{2}$
ϕ_1	-	$V_{\mathrm{I}} + V_{\mathrm{TM1}}$	$\alpha(V_I)^2$

current. This method is not expensive in terms of power. However, the efficiency can be reduced because the inductor current is not very well controlled with varying $V_{\rm I}$ or $V_{\rm O}$. Also, the process variation can result in a variation of the peak current, further impacting the efficiency of the converter. In this section we propose a low power control scheme to control the peak inductor current for the boost converter. We also propose digital control bits to control the process variation.

Fig. 7 shows the circuit that is used for generating peak inductor current for LS timing. Table I shows the configuration of the circuit in phase ϕ_1 and ϕ_2 . The functioning of this circuit is explained with the help of the timing diagram shown in Fig. 8(a). During phase ϕ_1 , node a is connected to V_I , the output




Fig. 8. (a) Timing diagram of the LS control circuit. (b) Schematic of the LS comparator C2.

of the energy harvester, V_{CLS} is held to ground, and comparator C2 is disabled. The output of LS is set to ground. The transistor M_{P1} is made weak, which sets the output voltage of node b and is given by $V_I + V_{TM1}$, where V_{TM1} is the threshold voltage of the transistor M_1 . Weak M_{P1} drives M_1 very close to its threshold voltage. In phase ϕ_2 , node a is connected to ground, while the connections between b and c are removed. The transistor M_1 is designed to be in saturation and sets the current I_{LSctl} which is given by

$$I_{LSctl} = k * (V_I + V_{TM1} - V_{TM1})^2$$

$$I_{LSctl} = k * (V_I)^2.$$
(9)

The current generated for LS control is made proportional to the square of the input voltage $V_{\rm I}$. This current is mirrored to charge the capacitor $C_{\rm LS}$. Once ϕ_2 goes high, LS goes high, and the capacitor starts charging. Once the capacitor $C_{\rm LS}$ crosses $V_{\rm I}$, output of the comparator C1 goes low, which resets the D-flip-flop and brings LS to ground. Fig. 8(a) shows the timing diagram for the generation of LS. The timing of LS is given by

$$I_{LSctl} = C_{LS} \frac{dv}{dt}$$

as the capacitor charges from 0 to V_I and using (9), we get

$$T_{ON_LS} = C_{LS} \frac{V_I}{I_{LSctl}} = \frac{C_{LS}}{kV_I}.$$
 (10)

This is the time for which the inductor is kept on. It increases as $V_{\rm I}$ decreases. Now, let us find out how the peak inductor current is obtained. Assuming negligible drop across $M_{\rm LS}$, we can write the basic equation for inductor as

$$L\frac{di}{dt} = V_I.$$

The inductor current charges from 0 to $I_{\rm P}$ during the time LS is on.

$$So, \quad I_p = rac{V_I T_{ON_LS}}{I_c}.$$

Using (10), we get

$$I_P = \frac{C_{LS}}{kL}. (11)$$

Equation (11) gives the formula for peak inductor current. The expression shows that the I_P is independent of V_I and V_O volt-




Fig. 9. Statistical distribution of $I_{\rm P}$ in a 1000 Monte-Carlo (process and mismatch variation) simulation with $V_{\rm I}=250$ mV.

ages. It depends on the value of the capacitance C_{LS} and the inductor value L. By controlling the value of C_{LS} , peak inductor current can be set to a constant value, which targets the maximum efficiency, given by (8) and Fig. 5. The constant k in the expression is a function of process and temperature. As a result, the peak inductor becomes a function of variation in process. The value of I_P varies by 16% (21 mA to 25 mA) over a temperature range of 20°C to 60°C. Further, we also propose to address the variation using the capacitor C_{LS}. We use 6 bit binary control on the capacitor to address process variation. We perform the calibration of I_P by observing $T_{\mathrm{ON_LS}}$. The value of T_{ON_LS} for a given V_I is compared with a look-up table (LUT) for T_{ON_LS} obtained for the I_{P,max} of that V_I given by (8). $C_{\rm LS}$ is changed to set the $T_{\rm ON_LS}$ given by the LUT to set I_P for maximum efficiency. Fig. 8(b) shows the circuit diagram of the LS comparator C2 utilizing a two-stage error amplifier with offset compensation. In phase ϕ_1 , the offset of the comparator is compensated and stored on capacitor C_{LOFF} . The offset compensation technique is similar to the offset compensation in the HS comparator, which is discussed in the following section. In phase ϕ_2 , the comparison between V_I and V_{CLS} is performed. Fig. 9 shows the simulation result of I_P in a 1000 point Monte-Carlo simulation with process and mismatch variation at 250 mV V_I. Simulation result shows a mean




Fig. 10. Measurement results of peak inductor current: (a) variation with V_I with $L=22~\mu H$, (b) variation with V_O with $L=22~\mu H$, and (c) variation with V_I with $L=10~\mu H$ shows that the LS control circuit tracks I_P based on (8) for maximum efficiency.

of 38.3 mA with a maximum of 70 mA and a minimum of 20 mA. Fig. 9 also shows that both the maximum and the minimum can be brought closer to the mean value of 38 mA by applying control bit of 0×31 for the minimum and 0×02 for the maximum I_P condition.

Equation (11) shows that I_P is independent of V_I . This is a first order derivation based on assumptions that the drop across LS switch M_{LS} is negligible compared to V_I . However, this assumption does not hold for lower values of V_I . Further, based on the derivation of (8), the value of I_P should decrease with V_I for lower values of V_I . In our proposed circuit, I_P does decrease with V_I due to the small voltage drop across M_{LS} , which we ignored initially to derive (2). This dependence is not the dependence required by (8). However, it does help to increase efficiency at lower values of V_I . We measured the peak inductor current for different inductor values and their corresponding $I_{P,max}$ (by programming C_{LS}). Fig. 10 shows the measurement of I_P at different V_I and V_O . Fig. 10(a) shows the measure-

ment of IP with VI while VO is held constant at 1 V, using a 22 μ H inductor with a DCR of 70 m Ω . The total LS resistance including board parasitic is close to 0.25 Ω . The inductor current will rise to 16 mA at 50 mV V_I if the switch and inductor are ideal. Fig. 10(a) shows that inductor current rises to 14.5 mA at 50 mV $V_{\rm I}$. Fig. 10(a) also shows that $I_{\rm P}$ is within 15% of the value proposed by (8) at $V_I = 50$ mV and <1% at $V_I = 150$ mV or higher. Fig. 10(b) shows the measurement of $I_{\rm P}$ with $V_{\rm O}$ and $V_{\rm I}$ is constant at 100 mV. The value of $I_{\rm P}$ varies by $\sim 10\%$ with the variation of V_O . Fig. 10(c) shows the measurement of I_P at different V_I with $L = 10 \mu H$. The measurement shows less than 10% error at $V_I = 50$ mV when compared to equation (8). The variation of I_P across process is addressed by digitally tuning C_{LS} as described in the preceding section. C_{LS} can also be tuned for lower V_I operation as well to improve efficiency.

Further, the timing of LS is controlled by the comparator C2. The timing is given by capacitor C_{LS} charging from 0 to $V_{\rm I}$




Fig. 11. Circuit to generate the HS timing using zero inductor current crossing. (a) Circuit diagram of HS control. (b) Timing diagram of HS control.




Fig. 12. High Side (HS) timing circuit with an offset-compensated (for offset <1 mV) and duty cycled (for low power) comparator.

using I_{LSctl} . When the comparator detects that $V_{CLS} > V_{I}$, it turns off the LS pulse. The offset in the comparator can introduce error in our required I_P value and can impact the performance of the converter significantly, particularly at low V_{I} values such as 10 mV. We compensate the offset of the comparator C2 in phase ϕ_2 which helps enable charging at voltages measured down to 10 mV. Fig. 8(b) shows the schematic of the comparator C2. The details of the offset compensation technique are covered in Section IV. The delay of the comparator C2 can also affect the LS timing, so its performance needs to be high. We use a 3 μ A comparator to achieve the required performance and it is turned on only during the switching cycle. This circuit consumes no static power since the comparator is on only during times of high power transfer and high I_L , making its power a component of the switching loss.

IV. HS TIMING CONTROL

Fig. 11 shows the circuit for generating the HS timing using the zero detection. Comparator C3 is used to compare the $V_{\rm X}$ node with $V_{\rm O}$. Once $V_{\rm X}$ crosses $V_{\rm O}$ and goes below it, the comparator output goes low and turns off the switch $M_{\rm HS}$. Previous works on micro-power converters have considered comparator-based zero detection very high power [3], [4] and instead use a correction technique for zero crossing. In this work, we present the comparator based zero detection scheme as shown in Fig. 11. There are several challenges involved in designing zero detection comparator for a micro-power converters. First, the performance of the comparator needs to be very good. If the delay of

the comparator is high, the exact timing of the HS control cannot be met. Second, the power consumption of the comparator needs to be small, as it will add to the loss in the boost converter. Finally, the mismatch between the devices in the comparator can result in high offset, which can alter the zero detection. This is particularly critical for harvesting from very low input voltage, as offset itself can be much higher than the input voltage $V_{\rm I}$. Therefore, the offset due to mismatch needs to be cancelled. This work proposes a comparator that addresses these issues.

Fig. 12 shows the circuit diagram of the zero detection comparator. It uses a common gate amplifier, which is biased at $\sim 10 \ \mu A$ of quiescent current. The use of a common gate amplifier provides very good performance. However, this comparator cannot be always on as the static power consumption will degrade the efficiency of the boost converter. The comparator is duty-cycled and is turned on only when the switching happens. Fig. 11 shows that every time LS goes low, the output of D-flip-flop goes high, which powers up the comparator. The comparator detects the zero crossing and signals high which is used to reset the flip-flop, which powers off the comparator after zero detection is performed. Comparator C3 is on only during the switching cycle, making its power consumption a component of the switching loss. The power overhead because of the zero-detect comparator is greatly reduced. It reduces efficiency by only 4% at $V_I = 20$ mV and 0.4% at $V_I = 0.3$ V, but its high on-current ($\sim 10 \,\mu\text{A}$) gives a fast response. While the performance and power issues are addressed as explained above, the circuit also addresses the offset issues. The offset in the




Fig. 13. 100 point mismatch simulation of the zero detection comparator. (a) Offset without the offset compensation technique shows a 3σ variation of ± 5 mV. (b) Offset with the offset compensation technique shows a $\pm 3\sigma$ variation of less than 1 mV.




Fig. 14. 100 point mismatch simulation of efficiency of the boost converter at 10 mV $V_{\rm I}$ and 1 V $V_{\rm O}$. (a) Efficiency without offset compensation zero-detection shows a minimum efficiency of 15%. (b) Efficiency with offset compensation zero-detection shows a minimum efficiency of 27%.

design is cancelled in phase ϕ_1 of the switching cycle as follows. In ϕ_1 , nodes d and e are set at V_O while f is set at V_{SS} , and switch T1 is turned on while T2 is off. The feedback from node g sets V_{OFFSET} to remove offset in the comparator. If there is no offset in the design, $V_{OFFSET} = V_{REF}$. The measured comparator offset after compensation was <1 mV. Further, the feedback used for compensating the offset requires that the phase margin for the stable operation of the amplifier should be sufficient. This is addressed by properly choosing the size of C_{OFFSET} . The other comparators in the boost converter use a similar offset compensation circuit. After offset compensation, zero detection is performed in phase ϕ_2 .

Fig. 13 shows the 100 point mismatch (only the devices in the zero detection comparator is selected for mismatch) simulation result of the zero-detection comparator C3. Fig. 13(a) shows that the offset in the comparator without the mismatch compensation technique shows a 3σ variation of ± 5 mV. A 1 mV offset corresponds to a 1 mA difference in inductor turn-off current. Fig. 13(b) shows that the offset in the comparator can be brought down to less than 1 mV with the proposed offset compensation technique. Fig. 14 shows the 100 point mismatch (only zero detection comparator is selected for mismatch) simulation result of the efficiency variation of the boost converter at 10 mV V_I and

1 V V_O . Fig. 14(a) shows that the efficiency of the boost converter without offset compensation in the zero detection. The minimum efficiency is 15% in this case. Fig. 14(b) shows that the minimum efficiency with offset-compensation is 27%. The offset compensation technique shows a 3σ improvement of 9% in the efficiency for the zero detection technique alone.

V. STARTUP CIRCUITS

In this work, we support two startup mechanisms. A cold-start circuit can startup the boost converter from $V_{\rm I} > 220$ mV. It uses a ring oscillator (RO) that runs on $V_{\rm I}$ to enable switching. Another startup mechanism is supported from RF. A 30-stage sub-threshold RF rectifier can charge $V_{\rm O}$ from -14.5 dBm RF input power at 915 MHz to kick-start the normal operation of the boost converter. We will now present the details of these circuits.

A. Cold-Start Circuit

Fig. 15 shows the cold-start circuit for the boost converter. It consists of a ring oscillator (RO) and a clock doubler circuit. When $V_{\rm O}$ is below 550 mV, the POR signal is low, which enables the RO on $V_{\rm I}$. The RO can oscillate for $V_{\rm I} > 200$ mV and generate non-overlapping signals p_1 and p_2 . Signals p_1 and




Fig. 15. Cold-start circuit for 220 mV startup using clock doubler.





Fig. 16. RF kick-start circuit with RF switch.

p₂ go to the clock doubler circuit, which generates LS SU to control the startup switch M_{SU} . Phase p_1 and p_2 are used in the clock doubler circuit to generate signals that swing from 0 to $2V_I$ (Fig. 15). The bottom plates of C_1 and C_2 are connected to the output of inverters driven by p_1 and p_2 , and their top plates are driven by LVT nMOSs whose drains are connected to V_I and gates to p₁ and p₂ respectively. The top plate of capacitors C₁ and C₂ will charge to V_I in the absence of switching. The bottom plate of C_1 and C_2 swing from 0 to V_1 when switching, and the top plate swings ideally from V_I to 2 V_I as shown in Fig. 15. Next, we convert to signals with full 0 to 2 V_I swing. When p₁ is high, X₂ is also high, so LS_SU is pulled down to ground. When p1 is at 0, X_2 is at V_1 and X_1 is at 2 V_I. The pMOS transistor will turn on and pass the X₁ level to LS_SU, which ideally swings from 0 to 2 V_I (in reality, the output voltage is below but close to 2 V_I because of the switching losses involved). The increased swing is used for inductor switching to charge V_O. In this configuration the inductor current is not controlled and is restricted by the switch resistance. The HS control is disabled, and the circuit uses ${
m M}_{
m HS}$

in diode configuration to pass high. This switching path is not efficient, but it charges $V_{\rm O}$ without adding load to it. Once $V_{\rm O}$ reaches voltage greater than 550 mV, the POR signal goes high enabling the normal operation of the boost converter. The POR signal goes high and disables RO and pulls down the gate of MSU to ground, disabling the cold-start switching.

B. RF Kick-Start Circuit

in with fast charging time. The RF kick-start circuit provides a kick-start from RF energy and consists of a broadband RF rectifier and an RF switch, as shown in Fig. 16. The input sensitivity of the rectifier is $-32~\mathrm{dBm}$ with no load [18] and an RF matching network. In this boost converter design the off-chip RF matching network was not used to enable startup from different RF frequencies. Further, during startup, the $V_{\rm O}$ voltage sees a load of 200 nA to power the bias and control circuits for the boost converter. The measured sensitivity of the rectifier at 915 MHz RF signal is $-14.5~\mathrm{dBm}$ with a 200 nA load at $V_{\rm O}$. The rectifier's structure is the same as the Dickson multiplier, with the exception that all transistors operate in



Die photograph of the boost converter.

Resistance breakdown of LS

Parameter	Value		
Technology	130nm bulk CMOS		
Total area	600 μm x 200 μm		
Inductor value	L=10 μH		
V _{IN} -to-V _{SS} LS resistance	300 mΩ (Target)		
Inductor DCR	70 mΩ		
Bondwire	50 mΩ (1mm,1mil,gold)		
NMOS Res	120 mΩ		
Layout parasitic	60 mΩ		

Fig. 17. Implementation of the boost converter.




Fig. 18. Inductor switching waveforms: (a) Vx at $V_1=250$ mV and (b) $V_1=15$ mV showing near ideal zero crossing. (c) Switching operation at 10 mV.

the sub-threshold regime. The rectifier needs to operate in the subthreshold region to harvest RF power from very low inputs and the output voltage. This subthreshold rectifier uses zero-threshold transistors and 30 stages to achieve sufficient RF ga

An RF switch is required because the RF rectifier is used both for the RF kick-start and as an RF front-end of a low power radio. The RF switch is turned on during kick-start mode when output voltage $V_{\rm O}$ is lower than POR threshold voltage and normal boost operation is disabled. Fig. 16 shows the circuit diagram of RF switch. During kick-start mode POR is low and $V_{\rm O}$ is connected with Rect_Out. $V_{\rm O}$ starts rising with the incoming RF signal. Once the voltage crosses 550 mV, POR goes high and the RF switch is turned off. The rectifier can be used for the RF front end now. The RF switch provides a ground shielding to prevent the noise from the boost converter to propagate into the rectifier output.

VI. MEASUREMENT RESULTS

The chip was fabricated in 130 nm bulk CMOS. Fig. 17 shows the implementation of the boost converter where it consumes $0.15~\rm mm^2$. A low power lower voltage bandgap reference circuit which can provide reference voltage from $0.5~\rm V$ [17] $\rm V_O$ is used for generating the reference voltage for the boost converter. The area of the bandgap reference circuit is $0.03~\rm mm^2$.

The LS resistance, which is critical for efficiency at low voltages has a designed value of 0.3Ω including layout and component parasitic. The value of the inductor used in our measurement set-up is 10 μ H, the output capacitor at V_{CAP} is greater than 100 μ F, and the capacitor at the input of V_I is 5 μ F. The output of the boost converter will be used as a storage node for storing energy in a typical IoT application. A clamp circuit is used to clamp the output voltage of the converter. Fig. 18(a) and (b) shows the measurement of $V_{\rm X}$ at the inductor current zero crossing. Node V_X does not have overshoots or undershoots at the zero crossing which indicates near-ideal zero detection using our offset compensated ZD comparator. Fig. 18(c) shows measurement of boost converter operation at $V_I = 10 \text{ mV}$ with a 5 μ A load at the output. Fig. 19(a) shows the measurement of boost converter operation from cold start. In this measurement, V_I was set at 250 mV for cold start. After cold start, V_I is slowly decreased to 20 mV. The measurement shows operation at 20 mV. Fig. 19(b) shows the measurement of MPP operation at $V_I = 50$ mV in the open circuit configuration with a $10\,\Omega$ source resistance. V_I quickly reaches 25 mV, operating the converter at the source's MPP. The minimum cold-start voltage was measured at 220 mV with an instantaneous power consumption of 308 μ W during cold-start. The minimum measured operating V_I is <10 mV. The tracking efficiency at 20 mV open circuit voltage and 5 Ω of series resistance is 92%, and it increases to 99% at 100 mV of open circuit voltage. The boost




Fig. 19. (a) Boost converter operation from cold start at 250 mV to operation at 20 mV V_I . (b) MPP tracking of the boost converter circuit at an MPP of 25 mV using a source with an open circuit voltage of 50 mV and a source resistance 10 Ω .




Fig. 20. Measurement of RF kick-start of the boost converter. (a) RF kick-start with a 915 MHz RF signal and an input power level at -14.5 dBm. (b) RF kick-start with a 2.45 GHz RF signal and an input power level at -8.5 dBm.

converter circuit can supply a peak power of 22 mW at the output for a V_I of 0.3 V. Fig. 20 shows the measurement of the RF kick-start circuit. In this set-up, Vo was completely discharged, and V_I was connected to 50 mV, and an output load of 5 M Ω is connected at V_O . Since V_I is too low for cold-start, V_O will not charge from V_I. Fig. 20(a) shows the measurement of RF kick-start when an RF signal of 915 MHz is applied at the RF_{IN} (Fig. 16). V_O goes to 550 mV with an input RF power of -14.5 dBm. Fig. 20(b) shows the result with a 2.45 GHz RF signal. At 2.45 GHz, an input RF power of -8.5 dBm or more is needed for kick-start operation. In our set-up, a matching network for the RF signal is not used, and so the sensitivity of RF signal for kick-start is lower. The kick-start circuit will startup at even lower input RF power if a matching network for the RF signal is used. Fig. 21 shows that efficiency of the boost converter ranges from 21% at $V_I = 10$ mV to 83% at $V_I = 0.3$ V and $V_{\rm O}=1.1~{
m V}$. We also measured the boost converter performance with a TEG (Laird 430857-500). The resistance of the part is 2 Ω . We measured the boost converter in an application




Fig. 21. Measured efficiency of the boost converter with $V_{\rm I}$ at $V_{\rm O}$ of 1.1 V.

set-up where the TEG was put on a human hand with one side exposed to ambient, and it produced an open circuit voltage of

	This work	[3]	[4]	[5]	[6]
Harvesting	TEG/Solar	TEG	TEG	TEG/Solar	TEG
Min. V _I	10 m V	$20\mathrm{mV}$	25mV	-	40mV
Cold-Start V _I voltage	220mV	600mV	35 mV w/ mech. kick	330mV	40mV w/ X-former
RF Kick-Start	-14.5dBm @915MHz	*	×	×	×
IDDQ	300nW	~1µ W	-	~330nA	-
IP Control	✓	*	×	×	×
MPP tracking	✓	*	✓	✓	✓
η @ V _I	83% at 0.3V	75% at 0.1V	58% at 0.1V (end-end)	80% at 0.5V	61% at 0.3V (end-end)
η at low V _I	53% at 20mV	46% at 20mV	-	-	30% at 50mV
Technology	130nm	130nm	350nm	-	1 30nm

TABLE II
COMPARISON WITH STATE-OF-THE-ART ENERGY HARVESTER CIRCUITS

40 mV. The functionality and performance of the boost converter was also tested with a photo-voltaic cell with an open-circuit voltage of 540 mV. Table II compares this work with previously reported micro-power boost converters for low input voltages. Our work reports harvesting from the lowest input voltage at 10 mV, with an efficiency of 21%. Our static power consumption is 300 nW, and the circuits are designed in 130 nm. We support two startup methods. The cold-start does not require external assistance and starts operation from 220 mV $V_{\rm I}$, which is 110 mV lower than in [5]. Further, we also support startup using 915 MHz and 2.4 GHz RF signals.

VII. CONCLUSION

A thermoelectric boost converter combines an $I_{\rm P}$ control scheme with offset compensation and duty cycled comparators to enable energy harvesting from TEG/solar cell inputs as low as 10 mV, 50% lower than prior work. Controlling the $I_{\rm P}$ allows the converter to sustain high efficiency across a broad $V_{\rm I}$ range, achieving 53% and 83% efficiency at 20 mV and 300 mV, respectively, which improves on prior designs. A cold-start circuit enables operation from 220 mV, 110 mV lower than previous work [5]. Further, the design supports constant voltage MPP tracking and startup from 915 MHz and 2.45 GHz RF signals. These features allow the converter to extend the operating window for thermal harvesting with low thermal gradients, which is ideal for body worn sensors.

REFERENCES

F. Zhang et al., "A battery-less 19 μW MICS/ISM-band energy harvesting body area sensor node SoC," in IEEE ISSCC Dig. Tech. Papers, 2012.

- [2] R. J. M. Vullers, R. van Schaijk, I. Doms, and C. Van Hoof, "Micropower energy harvesting," *Solid-State Electronics*, Jul. 2009, DOI: 10.1016/j.sse.2008.12.011.
- [3] E. J. Carlson, K. Strunz, and B. P. Otis, "A 20 mV input boost converter with efficient digital control for thermoelectric energy harvesting," *IEEE J. Solid-State Circuits*, vol. 45, no. 4, pp. 741–750, Apr. 2010.
- [4] Y. K. Ramadass and A. P. Chandrakasan, "A battery-less thermoelectric energy harvesting interface circuit with 35 mV startup voltage," *IEEE J. Solid-State Circuits*, vol. 46, no. 1, pp. 333–341, Jan. 2011.
- [5] K. Kadirvel et al., "A 330 nA energy-harvesting charger with battery management for solar and thermoelectric energy harvesting," in *IEEE ISSCC Dig. Tech. Papers*, 2012.
- [6] J. P. Im, S. W. Wang, S. T. Ryu, and G. H. Cho, "A 40 mV transformer-reuse self-startup boost converter with MPPT control for thermoelectric energy harvesting," *IEEE J. Solid-State Circuits*, vol. 47, no. 12, pp. 3055–3067, Dec. 2013.
- [7] P. S. Weng, H. Y. Tang, P. C. Ku, and L. H. Lu, "50 mV-input battery-less boost converter for thermal energy harvesting," *IEEE J. Solid-State Circuits*, vol. 48, no. 4, pp. 1031–1041, Apr. 2013.
- [8] S. Bandyopadhyay, P. P. Mercier, A. C. Lysaght, K. M. Stankovic, and A. P. Chandrakasan, "A 1.1 nW energy-harvesting system with 544 pW quiescent power for next-generation implants," *IEEE J. Solid-State Circuits*, vol. 49, no. 12, pp. 2812–2824, Dec. 2014.
- [9] W. Jung, S. Oh, S. Bang, Y. Lee, D. Sylvester, and D. Blaauw, "A 3 nW fully integrated energy harvester based self-oscillating switchedcapacitor DC-DC converter," in *IEEE ISSCC Dig. Tech. Papers*, 2014, pp. 398–399.
- [10] A. Shrivastava, D. Wentzloff, and B. H. Calhoun, "A 10 mV-input boost converter with inductor peak current control and zero detection for thermoelectric energy harvesting," in *Proc. IEEE Custom Inte*grated Circuits Conf., CICC, 2014, pp. 1–4.
- [11] S. Lineykin and S. Ben-Yaakov, "Modeling and analysis of thermoelectric modules," *IEEE Trans. Ind. Applicat.*, vol. 43, no. 2, pp. 505–512, Mar.–Apr. 2007.
- [12] T. Esram and P. L. Chapman, "Comparison of photovoltaic array maximum power point tracking techniques," *IEEE Trans. Energy Conserv.*, vol. 22, no. 2, pp. 439–449, Jun. 2007.
- [13] C. Hua and C. Shen, "Comparative study of peak power tracking techniques for solar storage systems," in *IEEE Applied Power Electronics Conf. Expo.*, APEC'98, 1998, vol. 2, pp. 679–685.

- [14] K. H. Hussein and G. Zhao, "Maximum photovoltaic power tracking: An algorithm for rapidly changing atmospheric conditions," *IEE Proc. Generation, Transmission, Distribution*, vol. 142, no. 1, pp. 59–64, 1995.
- [15] H. F. Pooya and G. A. Rincon-Mora, "An accurate, continuous, loss-less self-learning CMOS current-sensing scheme for inductor-based DC-DC converters," *IEEE J. Solid-State Circuits*, vol. 42, no. 3, pp. 665–679, Mar. 2007.
- [16] A. Shrivastava, Y. K. Ramadass, S. Khanna, S. Bartling, and B. H. Calhoun, "A 1.2 μW SIMO energy harvesting and power management unit with constant peak inductor current control achieving 83–92% efficiency across wide input and output voltages," in *Symp. VLSI Technology and Circuits*, 2014, pp. 1–2.
- [17] A. Shrivastava, K. Craig, N. E. Roberts, D. D. Wentzloff, and B. H. Calhoun, "A 32nW bandgap reference voltage operational from 0.5V supply for ultra-low power systems," in *IEEE ISSCC Dig. Tech. Papers*, 2015, pp. 1–3.
- [18] O. Seunghyun and D. D. Wentzloff, "A 32dBm sensitivity RF power harvester in 130nm CMOS," in *Proc. IEEE Radio Frequency Inte*grated Circuits Symp. (RFIC), 2012, pp. 483–486.



Aatmesh Shrivastava (S'10–M'15) received the B.E. degree in electronics and communication engineering from Birla Institute of Technology, India, in 2006, and the Ph.D. degree in electrical engineering from the University of Virginia, Charlottesville, VA, USA, in 2014. He was a visiting student at MIT Microsystems lab for the 2012–2013 academic year.

From 2006 to 2010, he was a Senior Design Engineer at Texas Instruments, Bangalore, India, where he worked on high-speed interconnects and analog I/Os. In 2014, he joined the IoT startup PsiKick,

Charlottesville, where he is currently working as a Senior Design Director. He has more than 15 issued or pending patents and has published more than 15 peer-reviewed conference and journal papers. His research interests include low-power circuit design, clock and energy harvesting circuits for ultra-low power systems.

Dr. Shrivastava received the 2012 Louis T. Rader Graduate Research, 2013 Charles Brown Fellowship for Excellence, and the University of Virginia School of Engineering and Applied Science Teaching Fellowship.



Nathan E. Roberts (S'04–M'05) received the B.S. degree in electrical engineering from the University of San Diego, La Jolla, CA, USA, in 2006, and the M.S. and Ph.D. degrees in electrical engineering from the University of Michigan, Ann Arbor, MI, USA, in 2011 and 2014, respectively.

From 2006 to 2009, he held a position with the Product Development Engineering division at Lattice Semiconductor in Hillsboro, OR, USA. He is currently a Senior Design Director at PsiKick, Charlottesville, VA, USA, where he specializes in

RF circuit design.

Dr. Roberts won the 2012 IEEE Subthreshold Microelectronics Conference Best Student Paper Award.



Osama U. Khan received the B.E. degree (*summa cum laude*) in electronic engineering from NED University of Engineering and Technology, Karachi, Pakistan, in 2007, and the M.S. and Ph.D. degrees in electrical engineering from the University of Michigan, Ann Arbor, MI, USA, in 2010 and 2013, respectively.

In the summer of 2009, he worked in the RF division at Qualcomm, San Diego, CA, USA. Between February 2014 and November 2014, he was at Psikick Inc., Charlottesville, VA, USA,

an ultra-low-power wireless startup where he developed low-power crystal oscillator and short-range radio front-end. He is currently a research scholar at the University of California, Berkeley, CA, USA. His research interests are battery-independent, robust, adaptive microsystems and their applications.



David D. Wentzloff (S'02–M'07) received the B.S.E. degree in electrical engineering from the University of Michigan, Ann Arbor, MI, USA, in 1999, and the S.M. and Ph.D. degrees from the Massachusetts Institute of Technology, Cambridge, MA, USA, in 2002 and 2007, respectively.

Since August 2007, he has been with the University of Michigan, Ann Arbor, where he is currently an Associate Professor of electrical engineering and computer science. His research focuses on RF integrated circuits, with an emphasis on ultra-low-power

design. In 2012, he co-founded PsiKick, a fabless semiconductor company developing ultra-low-power wireless SoCs.

Dr. Wentzloff is the recipient of the 2009 DARPA Young Faculty Award, 2009–2010 Eta Kappa Nu Professor of the Year Award, 2011 DAC/ISSCC Student Design Contest Award, 2012 IEEE Subthreshold Microelectronics Conference Best Paper Award, the 2012 NSF CAREER Award, the 2014 ISSCC Outstanding Forum Presenter Award, and the 2014–2015 EECS Outstanding Acheivement Award. He has served on the technical program committee for ICUWB 2008–2010, ISLPED 2011–2015, S3S 2013–2014, and RFIC 2013–2015, and as a guest editor for the IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, the IEEE Communications Magazine, and the Elsevier Journal of Signal Processing: Image Communication. He is a member of the IEEE Circuits and Systems Society, IEEE Microwave Theory and Techniques Society, IEEE Solid-State Circuits Society, and Tau Beta Pi.



Benton H. Calhoun (S'02–M'02–SM'12) received the B.S. degree in electrical engineering from the University of Virginia, Charlottesville, VA, USA, in 2000, and the M.S. degree and Ph.D. degree in electrical engineering from the Massachusetts Institute of Technology, Cambridge, MA, USA, in 2002 and 2006, respectively.

In January 2006, he joined the faculty at the University of Virginia in the Electrical and Computer Engineering Department, where he is now the Commonwealth Associate Professor of Electrical and Com-

puter Engineering. He is also co-founder and CTO of PsiKick, Inc. His research interests include self powered body sensor node (BSN) design, low-power digital circuit design, sub-threshold digital circuits, SRAM design for end-of-the-roadmap silicon, variation-tolerant circuit design methodologies, and low-energy electronics for medical applications.