Project Name	Duration (days)	Start Date	End Date
LCD Screen Expansion	27	12/1/2018	12/28/2018

Task ID	Task Name	Duration	Start Date	End Date	Completed %	12/1/2018	12/2/2018	12/3/2018	12/4/2018	0102/2/21	12/7/2018	12/8/2018	12/9/2018	12/10/2018	12/11/2018	12/12/2018	12/13/2018	12/14/2018	12/15/2018	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	8102/71/21	01/07/01/21	0 1 0 2 7 0 1 0 1	12/21/2018	12/22/2018	12/23/2018	12/24/2018	12/25/2018	12/26/2018	12/27/2018
1 Study	Nasa Guidelines	18	12/1/2018	12/18/2018	100%																									
1.1 Style G	Guide	18	12/1/2018	12/18/2018	100%																									
1.2 Defens	sive Programming	16	12/3/2018	12/18/2018	100%																									
2 Comm	unication Protocols	5	12/3/2018	12/7/2018	100%																									
2.1 Study b	both SPI and I2C	1	12/3/2018	12/3/2018	100%																									
2.2 Implem	nent SPI communication library	3	12/3/2018	12/5/2018	100%		- 1																							
2.3 Implem	nent I2C communication library	4	12/3/2018	12/6/2018	100%																									
2.4 Testing	both libraries	1	12/7/2018	12/7/2018	100%																									
3 Screer	ո Library	6	12/8/2018	12/13/2018	100%																									
3.1 SPI Imp	plementation	3	12/8/2018	12/10/2018	100%																									
3.2 I2C Im	plementation	4	12/8/2018	12/11/2018	100%																									
3.2 Integra	tion of both protocols	1	12/12/2018	12/12/2018	100%																									
3.3 Integra	ition testing	1	12/13/2018	12/13/2018	100%																									
4 Expans	sion Algorithm	3	12/12/2018	12/14/2018	100%																									
4.1 Develo	pment of the expansion algorithm	2	12/12/2018	12/13/2018	100%																									
4.2 Testing	of the algorithm	1	12/13/2018	12/13/2018	100%																									
5 Lab Pr	ototype Design	2	12/15/2018	12/16/2018	100%																									
5.1 Integra	ting both screens with one MCU	1	12/15/2018	12/15/2018	100%													-												
5.2 Integra	tion testing	1	12/16/2018	12/16/2018	100%																									
6 Memor	ry Tests	9	12/10/2018	12/18/2018	100%																									
6.1 Study F	Flash, RAM and EEPROM tests	3	12/10/2018	12/12/2018	100%																									
6.2 Implem	nent Flash test	5	12/13/2018	12/17/2018	100%																									
6.3 Implem	nent RAM test	4	12/13/2018	12/16/2018	100%											_														
6.4 Implem	nent EEPROM test	4	12/13/2018	12/16/2018	100%											_														
6.5 Verify r	memory tests	2	12/17/2018	12/18/2018	100%																									
7 PCB D	esign	3	12/18/2018	12/20/2018	100%																									
7.1 Schem	atic design	1	12/18/2018	12/18/2018	100%																									
7.2 Board	design	1	12/19/2018	12/19/2018	100%																									
7.3 Prelimi	nary routing tests	1	12/20/2018	12/20/2018	100%																									
7.4 Final ro	outing and compliance tests	1	12/20/2018	12/20/2018																										
	nentation	28	12/1/2018	12/28/2018	100%																									
8.1 Gantt o	chart	28	12/1/2018	12/28/2018	100%																									
8.2 Final re	eport	8	12/21/2018	12/28/2018	100%																									