

# Experiment 2

## Sequential Synthesis and FPGA Device Programming

Kamyar Rahmani

810199422

Mohammad Mashreghi

810199492

**Abstract**—In this document we are going to design a serial transmitter and after that we are going to use quartus and then use FPGA and uploade in it.

**Keywords**— Serial Transmitter, Concepts of state machines and Sequence detectors, Huffman coding style, Design simulation, Synthesis, FPGA, Onepulser Seven Segment Display

### I. INTRODUCTION

In this document we are going to design a serial transmitter circuit that search on its serin input and when it find a sequence of 1011 and when it found the sequence, it starts to pass whatever is in serin input to serOut for 10 clock cycles and then go to the first state and try to find the sequence again.




Fig. 1 Serial transmitter

### II. SEQUENTIAL SYNTHESIS AND FPGA DEVICE PROGRAMMING

#### A. Onepulser




Fig. 2 State machine of onepulser

In this Exprimtent, we use FPGA and its frequency of the clock signal is about 50 MHz that is too high and we can't control it, for example if set Serin on 1 and push the botton the duration is too long that FPGA sends a lot of cycle and all of them works with 1 that it's not what we want so if use only FPGA clk we can't control our serial transmitter so we use one pulser.

One pulser converts our long pulse to a single pulse that we call it clk\_en and its duration is only one cycle.

So in this way when we push the botton our serial transmitter works only with one rising edge clk and not anymore :).



Fig. 3 Input and ouput waveforms of onepulser




Fig. 4 Simulation of onepulser

### B. Orthogonal Finite State Machine




Fig. 5 State diagram of the sequence detector

As we can in state diagram (Fig. 5) when we see 1011 in Serin, the FPGA starts to count.




Fig. 6 Serial transmitter simulation

Well as you can see in the pic (Fig. 6), when the sequence detector detected 1011 the counter starts to count.

### C. Seven Segment Display

In this part, the output of the SSD module is hex, and we have 4-bit counter and we must convert it to 7-bit somehow that the specific LED of SS light up and show us the number

Inputs				Segments							
A	B	C	D	a	b	c	d	e	f	g	
0	0	0	0	1	1	1	1	1	1	0	For display 0
0	0	0	1	0	1	1	0	0	0	0	For display 1
0	0	1	0	1	1	0	1	1	0	1	For display 2
0	0	1	1	1	1	1	1	0	0	1	For display 3
0	1	0	0	0	1	1	0	0	1	1	For display 4
0	1	0	1	1	0	1	1	0	1	1	For display 5
0	1	1	0	1	0	1	1	1	1	1	For display 6
0	1	1	1	1	1	1	0	0	0	0	For display 7
1	0	0	0	1	1	1	1	1	1	1	For display 8
1	0	0	1	1	1	1	1	0	1	1	For display 9
1	0	1	0	1	1	1	0	1	1	1	For display A
1	0	1	1	0	0	1	1	1	1	1	For display b
1	1	0	0	1	0	0	1	1	1	0	For display C
1	1	0	1	0	1	1	1	1	0	1	For display d
1	1	1	0	1	0	0	1	1	1	1	For display E
1	1	1	1	1	0	0	0	1	1	1	For display F

Fig. 7 Table




Fig. 8 positions of segments and Examples

## III. SEQUENTIAL SYNTHESIS AND FPGA DEVICE PROGRAMMING

In this part, we simulated in Quartus II and after that we implemented it on FPGA.

In this part, we use two LEDs for SerOut & SerOutValid and we use 3 push button for clk\_PB, reset, SerIn and a SSD for counter.

And finally we connect our clk signal to the FPGA clk.




Fig. 6 Flow Summary




Fig. 7 RTL viewer




Fig. 8 Chip Planner




Fig. 9 Pin planner

Node Name	Direction	Location	I/O Bank	VREF Group	Filter Location	I/O Standard	Reserved	Current Strength	Differer
Output_SSD[13]	Output	PBL_D1	2	B2_H0	PBL_D1	3.3-V L-afault		24mA (default)	
Output_SSD[12]	Output	PBL_D2	2	B2_H0	PBL_D2	3.3-V L-afault		24mA (default)	
Output_SSD[11]	Output	PBL_D3	2	B2_H0	PBL_D3	3.3-V L-afault		24mA (default)	
Output_SSD[10]	Output	PBL_H4	2	B2_H0	PBL_H4	3.3-V L-afault		24mA (default)	
Output_SSD[9]	Output	PBL_H5	2	B2_H0	PBL_H5	3.3-V L-afault		24mA (default)	
Output_SSD[8]	Output	PBL_H6	2	B2_H0	PBL_H6	3.3-V L-afault		24mA (default)	
Output_SSD[7]	Output	PBL_E1	2	B2_H1	PBL_E1	3.3-V L-afault		24mA (default)	
Output_SSD[6]	Output	PBL_E2	2	B2_H1	PBL_E2	3.3-V L-afault		24mA (default)	
Output_SSD[5]	Output	PBL_F1	2	B2_H1	PBL_F1	3.3-V L-afault		24mA (default)	
Output_SSD[4]	Output	PBL_F2	2	B2_H1	PBL_F2	3.3-V L-afault		24mA (default)	
Output_SSD[3]	Output	PBL_H1	2	B2_H1	PBL_H1	3.3-V L-afault		24mA (default)	
Output_SSD[2]	Output	PBL_H2	2	B2_H1	PBL_H2	3.3-V L-afault		24mA (default)	
Output_SSD[1]	Output	PBL_J1	2	B2_H1	PBL_J1	3.3-V L-afault		24mA (default)	
Output_SSD[0]	Output	PBL_J2	2	B2_H1	PBL_J2	3.3-V L-afault		24mA (default)	
SerIn	Input	PBL_L21	5	B5_H0	PBL_L21	3.3-V L-afault		24mA (default)	
SerOut	Output	PBL_K19	6	B6_H1	PBL_K19	3.3-V L-afault		24mA (default)	
SerOutValid	Output	PBL_U19	6	B6_H1	PBL_U19	3.3-V L-afault		24mA (default)	
clk	Input	PBL_D12	3	B3_H0	PBL_D12	3.3-V L-afault		24mA (default)	
clkPB	Input	PBL_M22	6	B6_H0	PBL_M22	3.3-V L-afault		24mA (default)	
rst	Input	PBL_L22	5	B5_H1	PBL_L22	3.3-V L-afault		24mA (default)	

Fig. 10 Pin Connection




Fig. 11 FPGA before start




Fig. 12 FPGA detected the sequence




Fig. 12 FPGA while counting bits



Fig. 12 FPGA when counting is finished

#### IV. CONCLUSION

In this experiment, we programmed a FPGA with modelsim and quartus II and we designed onepulser, SSD, Counter , sequence detectore and combine them all together.