

Experiment 2

Sequential Synthesis and FPGA Device Programming

Verilog code

Kamyar Rahmani - Mohammad Mashreghi

810199422 - 810199492

A. Onepulser

```
1 timescale 1 ns/1ns
2
3 module OnePulser(input clk,rst , clkPB, output clk_EN);
4     reg [1:0] ns,ps;
5     parameter [2:0] A = 0 ,B = 1 , C = 2 ;
6     always @(ps,clkPB) begin
7         ns = A;
8         case (ps)
9             A : ns = clkPB ? B : A;
10            B : ns = C ;
11            C : ns = clkPB ? C : A;
12            default: ns = A;
13        endcase
14    end
15    assign clk_EN = (ps == B)? 1'b1 :1'b0;
16    always @(posedge clk,posedge rst) begin
17        if(rst)
18            ps <= A;
19        else
20            ps <= ns;
21        end
22    endmodule
```

B. Onepulser-Testbench

```
1 module one_pulse_tb;
2     reg clkPB , clk , rst ;
3     wire clk_EN;
4     wire [1:0]state;
5     OnePulser must( clk , rst, clkPB, clk_EN);
6     initial begin
7         #6
8         clkPB = 1'b0;
9         rst = 1'b1;
10        clk = 1'b0;
11    end
12    initial #15 rst = 1'b0;
13    always #13 clk = ~clk;
14    always #50 clkPB = ~clkPB;
15    initial begin
16        #1000
17        $stop;
18    end
19 endmodule
```

C. Moore_Machine

```
1 `timescale 1 ns/1ns
2
3 module Moore_machine(input clk ,rst , SerIn , clk_en , Co ,
4     output reg inc_cnt , rst_cnt , SerOutValid ,output SerOut );
5     reg [2:0] ps , ns;
6     parameter [2:0] A = 0 ,B = 1 , C = 2 , D = 3 , E = 4 ;
7     always @(clk_en , ps, SerIn , Co) begin
8         ns = A ;
9         rst_cnt = 0;
10        inc_cnt = 0;
11        SerOutValid = 0;
12
13        case(ps)
14            A: ns = clk_en ? (SerIn? B : A) : A;
15            B: ns = clk_en ? (SerIn? B : C) : B;
16            C: ns = clk_en ? (SerIn? D : A) : C;
17            D: begin ns = clk_en ? (SerIn? E : D) : D ; rst_cnt =1 ; end
18            E: begin ns = Co ? A : E ; inc_cnt = 1 ; SerOutValid = 1 ;end
19            default : ns = A;
20        endcase
21    end
22
23    always @(posedge clk , posedge rst)begin
24        if(rst)
25            ps <= A;
26        else
27            ps <= ns;
28    end
29
30    assign SerOut = (rst) ? SerIn : 1'bz;
31 endmodule
```

E. Onepulser

```
1 module counter10(input clk_EN , clk ,rst, inc_cnt , rst_cnt ,
2     output [3:0] Count_out , output Co );
3     reg [3:0]Count;
4     always @(posedge clk , posedge rst) begin
5         if(rst) Count <= 4'd0 ;
6         else if(clk_EN && rst_cnt) Count <= 4'd5;
7         else if(clk_EN && inc_cnt) Count <= Count + 1 ;
8     end
9     assign Count_out = Count;
10    assign Co = &Count;
11 endmodule
```

Attachment_file:

F. SSD

```
1 module SSD(input [3:0] Count_out , output reg[6:0] SSD_output);
2     always@(Count_out) begin
3         case (Count_out)
4             4'd5 : SSD_output = 7'b0010010;
5             4'd6 : SSD_output = 7'b0000010;
6             4'd7 : SSD_output = 7'b1111000;
7             4'd8 : SSD_output = 7'b0000000;
8             4'd9 : SSD_output = 7'b0010000;
9             4'd10 : SSD_output = 7'b0001000;
10            4'd11 : SSD_output = 7'b0000011;
11            4'd12 : SSD_output = 7'b1000110;
12            4'd13 : SSD_output = 7'b0100001;
13            4'd14 : SSD_output = 7'b0000110;
14            4'd15 : SSD_output = 7'b0001110;
15            default : SSD_output = 7'b1111111;
16        endcase
17    end
18 endmodule
```

G. Serial transmitter

```
module OP_moore(input clkPB , clk , rst , SerIn ,
output SerOutValid,SerOut, output [6:0]Output_SSD, output [15:0] bcd);
    wire inc_cnt;
    wire [3:0]Count_out;
    wire clk_EN , Co , rst_cnt;
    OnePulse one_pulse(clk,rst , clkPB, clk_EN);
    Moore_machine moore_machine(clk ,rst , SerIn , clk_EN , Co , inc_cnt , rst_cnt , SerOutValid ,SerOut);
    counter10 counter(clk_EN , clk ,rst, inc_cnt , rst_cnt , Count_out , Co );
    SSD_ssd(Count_out , Output_SSD );
endmodule
```

H. Serial transmitter - Testbench

```
timescale 1 ns/1ns
module moore_machine_tb;
    reg clkPB , clk , rst , SerIn;
    wire SerOutValid,SerOut;
    wire [6:0] SSD;

    OP_moore a(clkPB , clk , rst , SerIn , SerOutValid ,SerOut ,SSD);
    initial begin
        #2
        clkPB = 1'b0;
        rst = 1'b1;
        clk = 1'b0;
    end
    initial #15 rst = 1'b0;
    always #13 clk = ~clk;
    always #50 clkPB = ~clkPB;
    initial begin
        SerIn = 1'b0;
        #5

        #100 SerIn = 1'b1;
        #100 SerIn = 1'b0;
        #100 SerIn = 1'b1;
        #100 SerIn = 1'b1;
        repeat (15)
            #100 SerIn = $random ;
    end
    repeat (15)
        #100 SerIn = $random ;
    #500
    $stop;
end
endmodule
```

Attachment_file:

Attachment_file: